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Abstract
Sleep disorders are studied using sleep study systems called Polysomnography that records
several biophysical parameters during sleep. However, these are bulky and are typically
located in a medical facility where patient monitoring is costly and quite inefficient. Home-
based portable systems solve these problems to an extent but they record only a minimal
number of channels due to limited battery life.
To surmount this, wearable sleep system are desired which need to be unobtrusive and
have long battery life. In this thesis, a novel sleep system architecture is presented that
enables the design of an ultra low power sleep diagnostic system. This architecture is
capable of extending the recording time to 120 hours in a wearable system which is an
order of magnitude improvement over commercial wearable systems that record for about
12 hours. This architecture has in effect reduced the average power consumption of 5-6
mW per channel to less than 500 µW per channel. This has been achieved by eliminating
sampled data architecture, reducing the wireless transmission rate and by moving the
sleep scoring to the sensors. Further, ultra low power instrumentation amplifiers have been
designed to operate in weak inversion region to support this architecture.
A 40 dB chopper-stabilised low power instrumentation amplifiers to process EEG were
designed and tested to operate from 1.0 V consuming just 3.1 µW for peak mode operation
with DC servo loop. A 50 dB non-EEG amplifier continuous-time bandpass amplifier with
a consumption of 400 nW was also fabricated and tested. Both the amplifiers achieved
a high CMRR and impedance that are critical for wearable systems. Combining these
amplifiers with the novel architecture enables the design of an ultra low power sleep
recording system. This reduces the size of the battery required and hence enables a truly
wearable system.
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Abbreviations, Symbols and Terms
ABBREVIATIONS
ADC Analogue-to-Digital Converter
AFE Analogue Front End
AHI Apnoea Hypopnoea Index
AMUSE Algorithm for Multiple Unknown Source Extraction
ANOVA Analysis of Variance
ARMA Auto-Regressive Modelling Analysis
ASSA Automatic Sleep Staging Algorithm
BCI Brain Computer Interface
BER Bit Error Rate
BSN Body Sensor Netwrok
BSS Blind Source Separation
CDT Continuous Data Transmission
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CS Compressive Sensing
CS-LNA Chopper Stabilised Low Noise Amplifier
CSA Central Sleep Apnoea
CSMA Carrier Sense Multiple Access
CT-LPF Continuous Time Low Pass Filter
CWT Continuous Wavelet Transform
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DFT Discrete Fourier Transform
DI Desaturation Index
DSP Digital Signal Processor or Processing
DWT Discrete Wavelet Transform
ECG Electrocardiography - recording of electrical activity of heart
ECoG Electrocorticogram - recording of electrical activity on the surface of
brain cortex
EEG Electroencephalography - recording of brain waves from surface of scalp
EMG Electromyography - recording of electrical activity of muscles
ENOB Effective Number of Bits
EOG Electrooculography - recording of electrical activity around eyes
EOV Electrode Offset Voltage
ExG denotes EEG or EMG or ECG or EOG
FFT Fast Fourier Transform
FOM Figure Of Merit
GOHMM Gaussian Observation HMM
HMM Hidden Markov Model
HRV Heart Rate Variability
ICA Independent Component Analysis
ISM Industrial Scientific Medical band
LDA Linear Discriminant Analysis
LNA Low Noise Amplifier
LOC Left Outer Canthus
MAC Medium Access Protocol
MICS Medical Implant Communication Services
MT Movement Time - a code in the sleep staging to denote movement during
sleep
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NEF Noise Efficiency Factor
NMC No Missing Code
NREM Non Rapid Eye Movement
NSD Noise Spectral Density
opamp Operational amplifier
OSA obstructive sleep apnoea - airway restriction during sleep
OTA Operational Transconductance Amplifier
PLMD Peridioc Limb Movement Disorder
PLMI Periodic Limb Movement Index
PPV Positive Predictive Value
PRD Percent of Root-mean-square Difference
PSA Power Spectral Analysis
PSG Polysomnography - recording of various biophysical waveforms during
sleep
RBD REM Behavioural Disorder
REM Rapid Eye Movement
RLS Restless Legs Syndrome
ROC Right Outer Canthus
SAR Successive Approximation Register ADC
SC Switched Capacitor
SEMs Slow Eye Movements
SL Sleep Latency
SVM Support Vector Machine
TDM Time Division Multiplexing
TDMA Time Division Multiple Access
TST Total Sleep Time
USB Universal Serial Bus
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UWB Ultra Wide Band
VLT Very Large Time constant
WBAN Wireless Body Area Netwrok
WLAN Wireless Local Area Network
SYMBOLS
κ subthreshold slope factor
µM mobility of charge carriers in transistor (m
2/V.s)
Σ∆ Sigma Delta Architecture ADC
τamp Time constant of amplifier (s)
ξT Temperature-dependent co-efficient
ACL Closed loop gain of an amplifier
ACM Common mode gain
ADM Differential mode gain
Av Gain of an amplifier
BW Bandwidth of amplifier
Cgx Gate capacitance of a MOS transistor
Cox gate capacitance of transistor (F)
Cpx Parasitic capacitance
CS Sampling capacitor
Cx Denotes capacitance at node x (F)
fchopper Frequency of operation of chopper (Hz)
fcorner Flicker noise corner frequency (Hz)
fGBW,int Unity gain bandwidth of SC integrator
fhp High pass filter pole frequency (Hz)
fint Operating frequency of SC integrator (Hz)
gm Transconductance in Siemens or transconductor
gmC Transconductor-Capacitor filter implementation
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ID Drain current in a transistor (A)
id displacement current (A)
IC Inversion coefficient
k Boltzmann’s constant 1.38x10−23 J/K
KP,N process parameter of PMOS or NMOS transistor (µA/V
2)
L length of transistor (µm)
NBIT Number of bits of resolution of the ADC
PADC Power consumed by an ADC
Pii Number of epochs in sleep stage i
Psampler Power consumed by the sampler stage
Spi Sensitivity of sleep stage i
Tchop Time period equivalent of the chopping frequency (s)
UT Thermal voltage
VAA Analogue power supply voltage
VCM Common mode voltage (V)
VDD Digital power supply voltage
VDSAT saturation voltage of a transistor (V)
v2int−noise,rms RMS value of total integrated input noise (V)
VPP Peak-to-peak voltage swing
Vt Threshold voltage of MOS transistor (V)
W width of transistor (µm)
Zcm Common mode impedance (Ω)
Zi Input impedance (Ω)
Ag Chemical symbol of silver
AgCl Chemical formula of silver chloride
fJ femto (10−15) joules
mAh milli Ampere hour - measure of battery capacity
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TERMS
AASM American Association of Sleep Medicine
Actigraphy method to record and monitor body movement with sensors usually worn
on wrist or ankle
Apnoea episodes of interrupted breathing during sleep
arrhythmias abnormal beats of the heart
Bruxism a sleep disorder wherein teeth-grinding and jaw-clenching occur
Dyssomnia Disorder associated with poor quality of sleep
EKV model Enz-Krummenacher-Vittoz model
Hypnogram A graph showing the stages of sleep as a function of time
Hypopnoea episodes of shallow breathing during wake or sleep
Insomnia Inability to fall asleep
K-complex an EEG waveform occuring usually in stage N2 consisting of a sharp
negative voltage peak followed by a slow positive peak
Montage specific selection and ordering of signals while recording and analysing
sleep studies
MSLT Multiple Sleep Latency Test
MWT Maintenance of Wakefulness Test
Narcolepsy excessive sleepiness and sleep attacks at inappropriate times and places
OTS Off The Shelf
Parasomnia Disorder associated with abnormal behaviour during sleep
Parasomnias category of sleep disorders that have abnormal behaviour during sleep
Sleep stage classification of sleep into different stages based on PSG analysis
Somnambulism A disorder wherein a subject walks during sleep
Spindle electrical activity of brain consisting of a burst of 12-14 Hz waves
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Chapter 1
Introduction
1.1 Overview
Sleep is a fundamental human need. A period of good sleep leads to an overall state of
well being. Apart from its function of resting the body, sleep is known to have restorative
effects on brain metabolism and aid in consolidation of learning.
In the short term, lack of sleep leads to reduced alertness, impaired judgement and
decreased cognitive functions. These could result in traffic and work place accidents. It is
estimated that about 20% of the accidents on the roadways are caused by sleep deprivation
or by sleep disorders [1]. Many major disasters like the Chernobyl nuclear disaster, Exxon
oil spill, Bhopal chemical tragedy and Shuttle Challenger tragedy have been linked to sleep
problems [2].
In the long term, people with sleep deprivation or sleep disorders are at an increased risk
of developing hypertension, ischemic heart disease, cerebrovascular accidents, diabetes
and obesity [3]. According to a worldwide omnibus survey [4], which was carried out to
estimate the burden of sleep disorders, about 20% of the population in Japan, 30% in
Europe and 50% in the USA had one or more sleep related problems.
Sleep related disorders are broadly classified as dyssomnias - disorders associated with
poor quality of sleep and parasomnias - disorders where there is abnormal behaviour
during sleep. The American Association of Sleep Medicine (AASM) classifies such sleep
disorders and lists about 90 of them [5]. The most common of these are insomnia, OSA
and narcolepsy.
Many of the sleep disorders go undiagnosed due to lack of sufficient knowledge of sleep
problems, both in general population and amongst general medical practitioners. In
the Wisconsin sleep cohort study [6], it was estimated that about 82% of men and 93%
of women with a sleep disorder were not diagnosed properly. The diagnosis of a sleep
disorder is typically made using a non-real time, facility-based instrumentation called
Polysomnography (PSG). This is an overnight recording of several channels of biosignal
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parameters of a subject and is commonly referred to as sleep data. Sleep data is then
visually interpreted by both the sleep physicians and sleep technologists to arrive at a
particular diagnosis after corroborating with several other clinical parameters.
Polysomnography is very expensive and has long waiting times. In the UK alone, it is
estimated that the demand far exceeds supply of sleep labs by about a factor of 50 [7].
Portable systems are therefore used to screen the patients at home before bringing them
in for a full PSG testing. Although this effectively reduces the waiting times, it does so at
the cost of sacrificing some of the channels. For example, several of these portable systems
lack the ability to record brain waves. This would mean that some of the sleep disorders
like narcolepsy, that require this information, may go undiagnosed. Moreover, conventional
portable systems operate on bulky batteries as the circuit power consumption is very high.
In order to make the sleep diagnostic system wearable and enable long term recordings
over multiple nights, the system needs to be made wireless and needs to have a very low
power consumption. This has the twin effect of lowering the size of the battery being used
and increasing the duration of recording. However, this cannot be accomplished by circuit
techniques alone as the main limitation is brought about by the power consumption of the
wireless transmitter [8, 9] even though they are capable of operating at the fundamental
limits offered by the laws of physics.
This research work and thesis explore various dimensions of power consumption in a
sleep diagnostic system and proposes a novel architecture and algorithm to overcome the
constraints of wearability. This leads to novel circuit implementations of ultra low noise,
low power amplifiers tuned to the needs of a sleep study system.
1.2 Thesis structure
This thesis is structured as eight key chapters and their contents are outlined below.
Chapter 2 - Sleep diagnostic systems
A detailed overview of Polysomnography is provided to motivate the need for design of a
wearable sleep diagnostic system. Historical developments in this field is highlighted along
with the development trends. Conventional lab-based and portable systems are compared
and their limitations explored. Results of a survey conducted in the medical community,
showing their desire for wearable systems, is presented.
Chapter 3 - Sleep Data Processing
This chapter provides an introduction to the nature of biopotentials recorded during
the course of a sleep study. Sleep data thus collected is analysed either manually or
automatically. The manual and automatic methods are described followed by their
comparison. Agreement statistics that compares manual and automatic sleep scoring are
then defined. Automated algorithms in research literature are then compared. A case
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study of a commercial software is presented and compared. Important sleep features
like sleep onset, arousals, spindles are then explored in the context of sleep metrics like
hypnogram.
Chapter 4 - Power consumption in Sleep Diagnostic Systems
Power consumed by conventional sleep diagnostic systems are illustrated using commercial
lab-based and portable systems. Constraints in further reduction of power in the context
of designing a wearable sleep diagnostic system is explored. Components and subsystems
of a sleep diagnostic system viz. communication unit, bedside unit and patient unit are
explored. Power consumption of these systems are computed and analysed. Dominant
power consuming blocks are identified and it is shown that the communication function
demands most of the power and hence determines the battery size, thus impacting the
form factor and weight of the entire system.
Methods to reduce circuit power consumption through data rate reduction is explored.
Conventional techniques of data rate reduction are reviewed and their application in sleep
diagnostic systems studied. Automatic sleep staging algorithms are also reviewed to study
their power consumption even though they are on the receiver side. This leads to the
hypothesis that a drastic power reduction is possible by moving the automatic sleep staging
algorithm to the transmitter side.
Chapter 5 - Towards Ultra Low Power PSG
As power consumption was identified to be directly proportional to data rate, techniques
to reduce the data rate are explored in this chapter. Limitations of currently available
wearable systems - both in terms of the materials used and the electronics - are illustrated.
Data reduction techniques like compression, channel minimisation, under-sampling and
on-sensor processing are studied. It is hypothesised that the on-sensor signal processing
architecture using analogue components offer the best scope for power reduction to enable
a wearable system.
Chapter 6 - Development of Ultra Low Power Architecture
In order to develop an ultra low power architecture (ULP) based on on-sensor signal
processing, an Automatic Sleep Staging Algorithm (ASSA) is developed in this chapter
using the techniques described in Chapter 3. The ASSA algorithm is then verified using
real sleep data. It was verified that the agreement statistic for this algorithm is comparable
to that of inter-rater agreement of 75 - 80 %.
Further, the implementation mechanisms for this algorithm are explored. It is then inferred
through power computations that the Analogue Hybrid Architecture (AHA) offers the
best optimisation for power when the ASSA is implemented on it when compared to the
typical sampled-data architecture.
Building blocks for the AHA are then identified and the power consumption of each of them
are theoretically computed. It is now identified that the front-end Low Noise Amplifiers
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(LNA) dominate the power consumption after the wireless transceiver block. Specifications
are now derived for the analogue front end to implement an ultra LNA in silicon.
Chapter 7 Design & Test of LNA for ULP architecture
Based on the specifications derived in the previous chapter, an ultra low power amplifier is
designed and implemented using weak inversion circuit design techniques. A 40 dB gain
chopper-stabilised amplifier (CS-LNA) with DC correction loop for EEG signals and a 50
dB gain, bandwidth programmable continuous time amplifier (CT-LNA) for other ExG
signals have been designed and implemented to work off voltages from 3.3 V down to 1.0
V using low currents of the order of 1 - 2 µA. The chapter concludes by presenting the
performance testing and measurement results of these amplifiers in comparison to other
implementations in research.
Chapter 8 Sleep diagnostic system design based on AHA
The total power consumption for the overall system is explored in this chapter by using the
building blocks derived in previous chapters. It is concluded that the AHA architecture
when implemented with low noise amplifiers indeed offers an order of magnitude reduction
in the power consumption when compared to commercially available portable systems.
Chapter 9 Conclusion & Future work
The thesis is concluded along with indications of future work in this area of research.
Since sleep medicine is still an evolving area of research especially in the microarchitecture
aspects and its relationship to other functionalities of the brain and the body, future
research work is expected to grow well.
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Appendix A - Sleep study measures and work flow
This appendix outlines various measures of sleep and the tools used to help in quantifying
sleep and its disorders. Work flow in a typical sleep lab is also illustrated.
Appendix B - Survey of Wearable Sleep Study Systems
Additional data supporting the survey of sleep clinicians and technicians for wearable sleep
systems in Chapter 2 is detailed in this appendix.
Appendix C - Weak Inversion Design
Derivation of weak inversion parameters and the models used for the design of the LNAs
in chapter 7 is covered in this appendix. The techniques to derive the EKV parameters
from BSIM models provided by the fabrication house is covered.
Appendix D - PCB design for T&M
The 2-layer PCB design used to test and measure the performance of the LNAs is covered
in this appendix.
26
1.3 Contributions
This research work and thesis make the following contributions :
An ultra low power design that makes a wearable sleep diagnostic system possible by
1. Development and verification of a novel Automatic Sleep Staging Algorithm (ASSA)
based on only a single filter band of sleep EEG (δ band) information. This
algorithm achieved an overall agreement of 75.28% with expert scored sleep
data which is comparable to the works available in literature and to the inter-rater
agreement in sleep analysis. Moreover, the algorithm enables the analysis of sleep
data in real-time as opposed to performing it in an off line manual mode that takes
few hours. Chapters 3 and 6 cover the details of the ASSA.
2. Development of an Analogue Hybrid Architecture (AHA) that uses the ASSA
algorithm along with an Analog Signal Processing (ASP) method to reduce the
average power consumption per channel by an order of magnitude over
current commercial portable systems. The architecture is also comparable to
research grade systems in terms of power consumed but which have a very limited
transmission range of only few centimetres. The overall system is estimated to
consume less than 500 µW for 16 channels of ExG channels which is two orders of
magnitude better than the commercial portable systems. Chapters 6 and 8 cover
the AHA architecture and its usage in a wearable sleep system design.
3. Development, implementation and testing of ultra low power CMOS Low Noise
Amplifiers (LNAs) for EEG and non-EEG channels that work off just 1.0 V power
supply. A 40 dB chopper-stabilised EEG LNA with a total power consumption
of 3.1 µW in DC servo loop mode and a 50 dB non-EEG LNA continuous-time
bandpass amplifier with a consumption of 400 nW were fabricated and tested. Both
the amplifiers achieved a high CMRR and impedance that are critical for wearable
systems. Chapter 7 details the development, implementation and testing of these
amplifiers.
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Chapter 2
Sleep Diagnostic Systems
2.1 Introduction
Sleep was considered a passive state of the brain for centuries until the works of Hans
Berger in 1929 on Electroencephalography (EEG) and Kleitman, in the early 1950s, on
Rapid Eye Movement (REM) sleep and on Electroculography (EOG). They showed that
sleep was indeed an active and dynamic state. In 1957, William Dement & Kleitman
conducted the first continuous recordings during sleep. At about the same time, Jouvet used
Electromyography (EMG) to demonstrate that muscle activity was completely suppressed
during REM sleep [10–12].
These works led to the classification of sleep into several stages by Allan Rechtschaffen
and Anthony Kales in 1968 [13] and is widely known as the R&K sleep scoring manual.
The manual outlines a standardized method to score sleep stages, based on EEG, EOG
and EMG.
The relationship between breathing and sleep was established around the same time period.
By the early 1970s, EEG, EOG, EMG, ECG and respiratory channels were recorded
simultaneously in order to analyse sleep and diagnose sleep disorders. This has now
evolved into the modern day, facility-based instrumentation called Polysomnography (PSG)
; multi-channel (poly) sleep (somno) recording (graphy) .
This chapter examines the essentials of PSG and how it is used to diagnose sleep disorders
in section 2.2. The advantages and limitations of the current diagnostic modality is studied
in sections 2.2.1 and 2.2.2. Currently available portable systems with their limitations are
examined in section 2.3. The motivation for a wearable sleep system is described with
inputs from the medical community obtained through a survey in section 2.4.
It is shown that the major limitation in a wearable sleep system is brought about by the
power consumption and the patient comfort factors in the diagnostic system. The chapter
concludes by outlining the need for data reduction methods to reduce power consumption,
thus leading to wearability.
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2.2 Polysomnography
Polysomnography (PSG) is considered the gold standard diagnostic technique for several
sleep disorders. It records neuro-physiological, cardio-pulmonary and other biophysical
parameters simultaneously over long periods of time - usually the entire night. The
recordings help to assess the function of the organs being monitored during wakefulness
and sleep stages. It thus allows qualitative and quantitative interpretations of the effects
of wakefulness, wake to sleep transition and various sleep stages on different organ systems.
Fig. 2.1 shows some typical PSG systems and Fig. 2.2 shows a schematic of the hook up
of different sensors.
PSG is normally recorded in a facility called sleep lab or sleep center. A trained sleep
technologist hooks on several sensors as per guidelines from American Academy of Sleep
Medicine (AASM) [14]. The wires from the sensors usually terminate in a central unit
called the patient head box or amplifier box that communicates with a data acquisition
and analysis system, either through a tethered system or through wireless modes.
A complete PSG study usually collects a montage of biological parameters such as :
EEG, EOG, EMG, ECG, respiratory effort and flow, oxygen saturation, pulse rate,
blood pressure, snoring noise, temperature and so on. Each of these continuous-time
physiological parameters is digitized and stored on a computer by using a sampled data
system architecture.
A typical signal path for each of the channels starts from the electrodes. The signal from
the electrode is usually ac-coupled through passive high pass filters. It is then amplified
by low noise, low bandwidth amplifiers (LNA), low pass filtered and then digitised by
Analogue-to-Digital Converters (ADC) and stored for analysis [Fig 2.3]. Table 2.1 outlines
the typical specifications of a PSG system.
Table 2.1 – Typical PSG channels and their specifications
Function Signal Sensitivity
Filter Settings (Hz ) Sampling
Rate
Digital Resolution
high pass
pole
low pass
pole
Sleep
EEG, EOG 50µV / cm 0.3 30 256 Hz 0.1 µV / bit
EMG 50µV / cm 10 100 256 Hz 0.5 µV / bit
Respiration
Airflow, respiratory Variable 0.05 30 64 Hz N.A
Oxygen saturation 1 V / 5 cm DC DC 4 Hz 1 % / bit
Snoring raw 50µV / mm 20 100 256 Hz N.A
Cardiovascular ECG 1 mV / cm 1 35 128 Hz 10 µV / bit
Movementa
EMG 50µV / cm 10 100 256 Hz 0.5 µV / bit
Body positionb N.A DC DC 4 Hz N.A
ainfrared based video is sometimes used to assess disorders like PLMD, Sleepwalking and so on.
baccelerometers are gaining acceptance
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Figure 2.1 – Conventional PSG systems (a) PSG of the early days consisting of chart recorder
and recording units (b) A modern-day sleep lab facility (c) A Portable PSG system
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Figure 2.2 – Typical PSG - the illustration shows the hook up of different sensors to monitor
biophysical and biopotential signals [15]
inp
inn
Electrodes LNA Filter bank Digitizer Storage
Figure 2.3 – A sampled data system is used to digitize the biophysical signals from various
electrodes. The patient ’head box’ usually contains the signal processing electronics (highlighted
in gray). The storage is usually a PC based system. Some portable systems allow for storage
on the patient head box.
2.2.1 Advantages of facility based polysomnography
In-laboratory polysomnography is the diagnostic method of choice because of its evolution
along with sleep medicine and is considered the ’gold standard ’ by many of its practitioners.
The important advantages are :
 Ability to record all physiological parameters during sleep in a controlled and
accredited environment.
 Provision of immediate care for the patient in case of any emergencies during sleep.
 Access to entire sleep clinic work flow ranging from screening to therapy followed by
compliance monitoring.
 Comparison to a wealth of normative data from different cohort studies.
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 Standardization of guidelines across the facilities allowing for referrals to different
sleep centres for expert opinions.
However, PSG has limitations that are covered in the next section.
2.2.2 Limitations
Though a facility based PSG is the method of choice in diagnosing sleep disorders, it has
several limitations as described below.
2.2.2.1 Old guidelines
Although PSG has evolved from a predominantly analogue chart-recording technology in
the 1970s, to a purely digital technology of today, very little has changed in the way the
PSG data is analysed. Even though revisions to the guidelines have been done recently [14],
much of the analysis is based on the R&K guidelines that were proposed in 1968.
The choice of 30 seconds for an epoch evolved from the limitations of the paper size and
speed of a chart recorder (Fig.2.1(a)) - a chart speed of 10 mm/sec yielded 30 seconds of
recording on a standard 300 mm sized paper. Though this epoch size has been useful for
diagnosis of many sleep disorders, it limits the temporal resolution and classifies the stages
based on the majority rules and pattern recognition.
2.2.2.2 Environment
Sleeping away from home, in a new environment, is a problem for many people and could
result in an improper sleep study. This is called the First Night Effect (FNE) and has
been reported to be one of the main causes for a sleep study failure. Extending one night’s
study to many nights would prove counter-productive in terms of cost and patient comfort
as there is no guarantee that the FNE will wane over the next few nights.
2.2.2.3 Cost effectiveness
The current sleep study work flow (Appendix A), based on a facility-based PSG, is
expensive, time consuming and requires expertise to hook up and record sleep. This has
led to long waiting times for patients who are in need of immediate attention; especially
those who work in safety critical occupations.
In the UK alone, it is estimated that the demand far exceeds supply of sleep labs by about
a factor of 50 [7]. Scaling up the number of sleep labs to match the prevalence of sleep
disorders in 2% to 4% of population, is almost impossible, as the cost of a diagnostic
facility hosting the test is about 40% of the entire cost of the PSG [16].
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2.2.2.4 Ease of use
Though methods to evaluate sleep and its disorders are still evolving, the major limitations
of current systems is the inability to comprehensively measure sleep (or the lack of it) in
an individual’s home or work environment. This is brought about by the lack of portable
systems that can work on limited battery capacity for long periods of time and limited
availability of manpower to attend to such studies at home. Moreover, the patient is not
equipped to hook on the sensors and electrodes without help from a technologist or from a
trained family member. And, the systems are certainly not ubiquitous in nature and the
user hardly likes to be seen wearing sensors all over the body.
2.2.3 Summary
This section provided a brief overview of the PSG systems that is capable of recording a
wide variety of biophysical signals over a long period of time; thus generating a lot of data.
Apart from monitoring sleep and diagnosing related illnesses, the complex relationship
between various organs can be deciphered to analyse other diseases like heart disease,
diabetes and so on [3].
The analysis of resulting sleep data is time consuming and not cost-effective. Patient
factors like inability to sleep in a new environment and long term wearability of the sensors
are prime considerations for a successful sleep study.
The next section covers the recent trends towards portable sleep diagnostic systems and
compares some of the available products from a power consumption perspective. Motivation
towards wearable systems will be analysed by looking at the limitations of these portable
systems.
2.3 Portable Polysomnography
Comprehensive in-facility PSG proves to be an expensive and uncomfortable proposition
for the patients. With the increasing trend towards portable gadgets, due to shrinking
technology, portable diagnostic systems have been introduced to facilitate sleep studies
outside the sleep centre.
Though full PSG has been assumed as the gold standard, it has been shown that the clinical
value of full PSG for certain disorders like OSA were very low [17]. Using respiratory
and oximetry channels were good enough to diagnose OSA without any of the neuro-
physiological signals.
In 1994, ASDA (now AASM) published guidelines for four different types of portable
monitors [18]. However, pursuant to some clinical studies, AASM had qualified the
available portable systems of the day as unreliable. But, by 2007, AASM set forth new
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Table 2.2 – Portable monitors as defined by AASM
Sleep test Description Personnel Minimum
number
of signals
Signals recorded
Type 1 PSG in a sleep lab Attended 7
EEG, EOG, EMG, ECG, chin,
airflow, SaO2, respiratory effort
Type 2 Portable PSG Unattended 7
EEG, EOG, EMG, ECG, chin,
airflow, SaO2, respiratory effort
Type 3
Portable testing
limited to sleep
apnoea
Attended and
unattended
4
ECG, SaO2 and atleast 2 channels
of respiratory movement and
airflow
Type 4
Continuous recording
of one or two signals
Unattended 1 Usually pulse oximetry
guidelines [19] for use of portable systems based on studies that showed that some of the
clinical outcomes for OSA were as good as the full PSG conducted in a sleep centre.
AASM differentiated the portable technology based on different parameters. Following
section covers the different types of portable monitors that are in use today.
2.3.1 Types of portable monitors
Portable monitors are divided into four different types based on the number of recorded
channels and on the availability of personnel for the study. Table 2.2 shows the classification
of portable monitors.
 Type 1 is the standard, attended, sleep laboratory based PSG and is used as a
reference for other monitors. This type uses at least 7 channels of biophysical data.
 Type 2 is the unattended version of Type 1. These are presumed to be suited for
institutionalised patients who cannot come to a sleep center. However, the sleep
technologist needs to find a way of acquiring data without being on-site. This can be
managed through a telemedicine network or through recording on a memory card.
 Type 3 monitors record at least 4 channels but do not have the neurophysiological
channels of EEG and EOG. They are usually suited to diagnose OSA since they are
limited to cardiopulmonary channels.
 Type 4 systems have a couple of channels and record basic parameters like SaO2
and airflow. Even though it could be as minimum as one channel, a single channel
oximetry has proved to be useful in screening for OSA [20].
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2.3.2 Limitations of portable systems
Though portable systems have the advantages of enabling low cost diagnosis in a home
environment, they have limitations that need to be overcome to make them widely
acceptable; both by the medical community and the patients. Some of the limitations are
outlined below.
2.3.2.1 Sensor malfunction
In an unattended study, there is a high possibility of the sensors popping off from the
patient or even malfunctioning, leading to poor signal quality. This can result in having
inadequate data to make a diagnosis and hence the tests may have to be repeated. Many
of the participants of the survey [section 2.4.1] expressed this as a major obstacle to
widespread adoption of portable systems.
Failure rates in home-based PSG is currently found to vary between 5% and 20% when
compared to the lab-based PSG [21, 22]. The quality of these recordings improved by
educating the patient and extending their experience with the system. However, some of
the channels like EEG, EMG and oximetry still had failures.
Thus, Type 2 monitors would have failure rates higher than Type 3 and Type 4 monitors.
The failure rates drop to almost 5% and can be further reduced with improving the ease
of use of the monitors and the related training by an expert [16]. However, this is time
consuming and expensive.
2.3.2.2 Data limitations
Type 3 and 4 monitors have lesser channels and thus have limited coverage over the number
of sleep disorders that can be diagnosed. Moreover, lack of neuro-physiological channels
also mean that sleep staging is not possible and hence many of the indices of sleep will
either be underestimated or overestimated.
For example, Apnoea-Hypopnoea Index (AHI) which is a measure of apnoea and hypopnoea
episodes during sleep, cannot be considered equivalent to the measures obtained from a
full PSG as it may not be clear if the patient had slept at all or whether there were cortical
arousals associated with the hypopnoea.
2.3.2.3 Lack of standards
Currently, no portable system has been widely accepted even though AASM established
a generic standard for portable monitors. This means that a wide array of sensors are
being used that are different from the standard PSG [23]. Not many clinical studies have
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been done to ascertain which combination of sensors in a portable monitor give the best
sensitivity and specificity for most number of sleep disorders.
Lack of standards also mean that most of the data are analysed using non-standard
computerised analysis software. This results in inter-scorer variability within a sleep centre
that administers these tests and a wide variability across several sleep centres. To address
this, the 2007 AASM task force recommended that sleep scoring performed by automated
software should be overseen and certified by trained sleep technologists.
2.3.2.4 Battery efficiency
Most of the currently available portable systems ranging from Type 1 to Type 4 are
powered by 2 to 3 AA or NiMH batteries. Table 2.3 shows some of the currently available
Type 2 portable monitors. Depending on the type of the monitor, the channels would differ
in terms of their sampling frequency and amplification features which translate directly to
battery power consumption.
For example, the SOMNOscreen portable monitor can be used as a 35-channel full PSG
(Type 1) in a sleep lab or as an 8-channel (Type 3) monitor in a home environment. It
uses two 3.7 V Li-Ion rechargeable batteries of 2550 mAh capacity each and lasts for 32
hours in PSG mode with wireless connectivity. This translates to about 16.84 mW per
channel - assuming that all the channels work at the same maximum sampling rate and
gain settings.
Though the battery can be recharged for many recordings to enable continuous monitoring
for many nights, the system weighs about 220 g (including the batteries) and the patient
needs to wear and carry the system and transmitter of 104 mm × 70 mm × 28 mm size.
This could result in disturbed sleep thus negating the purpose of portable monitoring.
Thus there is a clear motivation to reduce the size and weight of all the components on the
portable monitor. Given that the weight and size of the batteries is a significant proportion
of the entire system and that the battery technology does not scale easily, there is a need
to explore avenues to reduce the power consumption.
2.3.2.5 Patient comfort factors
Apart from the size and weight problems of the portable monitor, the user is also in-
convenienced by the sensors and their tethering to the amplifier unit. Wires that are
tethered for neuro-physiological and limb movement signals (ExG), have the tendency to
entwine the neck, leading to possible emergencies. People with epilepsy and with certain
sleep disorders like REM Behavioural Disorder (RBD) are even more susceptible to such
situations due to violent movement of the neck , head and even limbs during an attack.
There is therefore a need to eliminate wires as much as possible and make the sensors
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Table 2.3 – Comparison of Type 2 portable monitors
Parameter
Model
Somte PSG Alice PDx
Embla
Titanium
SOMNOscreen
Manufacturer Compumedics Respironics Embla SOMNOmedics
Max. no. of channels 24 32 34 35
Max. sampling frequency
(Hz)
200 1000 512 512
Max. storage rate (Hz)a 200 200 256 256
ADC resolution (bits ) 16 16 16 16
Battery type AA / NiMHb AA AA
LiONc
rechargeable
Power supply (V) 3 4.5 3 3.7
Battery capacity (mAh) 2700/2900 2700 2700 2 x 2550
Wireless protocol d Bluetooth - - 2.4 GHz
Memory card (GB) 2 1 1 2
Recording time (hours) 24 24 36 50
Weight of monitor (g)e 205 300 200 220
arecording rate
bNickel Metal Hydride
cLithium Ion
ddata transfer from amplifier box to base station
eincludes battery weight
wireless. Currently available monitors have options only to transfer PSG data from the
patient’s transmitter box to a base station through wireless transceivers or record them on
a limited capacity memory card.
Moreover, the sensors are typically adhered to the skin with substances like colloidon that
tend to get dry during ambulatory monitoring. This might lead to skin irritation and
abrasion adding to the patient’s discomfort. Even though dry electrodes are considered
possible, they have several limitations. Chapter 5 covers some of the limitations of
electrodes.
2.3.3 Summary
Different types of portable monitors have been examined and their key limitations high-
lighted. Some of the limitations like data standardization and interoperability between
sleep labs can be overcome with guidelines from the standards bodies like AASM.
Sensor malfunction and data loss can be overcome with proper training of the patient or
by using attended studies at home. However, the key limitations of battery efficiency and
long-term wearability of electrodes are yet to be addressed by the engineering research
community.
This thesis thus focuses on lowering the power consumption of the PSG system and make
it wearable. This would lead to improved patient comfort due to a proportional decrease
in the size and weight of the required batteries and patient transmitter box. It is assumed
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that long-term wearability challenges, associated with electrodes, will be addressed by the
material sciences community. Recent advances in electrode technology [24–26] point to
the possibility of significant progress in this domain.
2.4 Need for Wearable Polysomnography
Fully wearable sleep study systems, consisting of autonomous and ubiquitous sensors that
transmit data to a base station in an energy-efficient manner, are yet to evolve from the
currently available portable systems. Some of these systems use the wireless protocols like
WLAN and Bluetooth to transfer real-time data to a base station or store the data on a
flash memory card for future transfer through USB and similar interfaces.
Though this increases the convenience for the users and helps them to move about freely in
a home setting, it still does not eliminate the limitations associated with battery efficiency
and tethered electrode wires. The following sections examine the need for wearable systems,
the challenges associated in developing them and reviews state-of-the-art wearable sleep
systems developed by other research teams.
2.4.1 The need
Section 2.3 highlighted the basic limitations in the currently available portable systems.
Though these provided a view of the challenges from an engineering perspective, a survey
was conducted amongst sleep specialists, including physicians and sleep technologists, to
collect their opinions on wearability and its relevance to the patients.
Of the 26 participants in the survey, 12 are based in India, 9 in the UK and the rest based
in Japan and USA. Table 2.4 shows the questionnaire and results of the survey. Appendix
B provides further details regarding the participants.
All the participants use portable sleep systems in their clinical practices and most of them
feel that wearable technology will be helpful to the patients. However, more than half of
them believe that portable systems are not better than lab-based studies.
This is not surprising considering that the portable systems are not yet standardised
and have several limitations [section 2.3]. Many of them feel that there could be sensor
malfunctions in a home environment that could increase the failure rates and lead to repeat
studies in a sleep centre. False negatives and false positives are also possible as some of
the measurement parameters change in a home setting.
Patient comfort, ease of hook-up and user interface simplicity are viewed as the important
patient comfort factors for PSG systems. This indicates that the present systems are yet
to achieve true wearability.
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From a technical perspective, most of the participants feel that respiratory and oximetry
channels are a must-have feature; possibly suggesting the bias of the sleep medicine
community towards diagnosing just OSA. Most of the neurologists seem to prefer recording
of all the ExG channels along with respiratory channels whereas the pulmonologists
obviously favour respiratory channels. This possibly implies that at least Type 2 systems
are required to diagnose the sleep disorders comprehensively.
From a post-processing and sleep staging perspective, most of the sleep scoring is still done
manually. This is probably an indication of lack of faith in the auto-scoring capabilities of
the software that accompanies most of the diagnostic systems. Various studies have shown
that the accuracy of the analysis software is no better than the inter-scorer variability [27].
2.4.2 Summary
The survey highlights the need for wearable sleep systems from the perspective of the sleep
medical community. An effective healthcare delivery and screening of sleep disorders for a
wider population is possible if the current problems with portable systems are solved. The
following section explores the conventional wearable systems that are being researched
and examines their associated limitations and challenges.
2.5 Conclusion
This chapter examined the diagnostic systems that are available today for sleep studies.
Facility-based Polysomnography, which is considered the gold standard, is found to be ex-
pensive and cumbersome. Despite their advantages of wireless connectivity and portability,
portable systems are yet to gain wider acceptance as they have limited capabilities.
A survey addressed to the sleep medicine community confirmed that patient comfort during
diagnosis is extremely critical for the successful treatment of sleep disorders. It was also
seen that the post-processing of a sleep study involved a significant amount of time, cost
and human expertise. Moreover, any errors at the scoring stage could mean a wrong
diagnosis and a bad therapeutic path for the patients, leading to unfavourable outcomes.
Thus, there is a clear motivation to make the sleep study system wearable, autonomous
and ubiquitous. In order to avoid burdening the existing human resources for sleep studies,
the wearable systems should provide the right amount of data to make the right diagnosis.
The next chapters explore and elaborate on novel ways to reduce this data overload thus
leading to an overall power reduction through low power analogue implementations.
39
Table 2.4 – A survey on the need for wearable sleep systems
(a) Demographics of survey participants
Geography Sleep specialists Neurologists Pulmonologists Technologists Dentists Total
India 3 8 1 12
UK 3 6 9
Japan 1 1
USA 1 3 4
(b) Survey questionnaire
Question Yes No
Not
answered
Do you use portable sleep diagnostic systems in
your sleep clinic practice ?
26
Are portable systems better than lab-based
studies ?
8 18
Do you think that wearable sleep diagnostic
systems, that are ubiquitous and that
continuously monitor patients in a home setting,
are desirable ?
19 7
Sleep scoring in your clinic
Manual Semi-
automatic
Automatic
20 5 1
Typical time spent in scoring each overnight sleep
study
< 2 hours 2-4 hours > 4 hours
18 8
Please rate importance of following on a scale of 1 to 5 with
1 being ’least importance’ and 5 being ’must have’
1 2 3 4 5
Patient comfort factors
Ease of hookup 1 2 5 18
Patient comfort 8 18
Dry electrodes 1 2 7 8 8
Wireless communication 3 3 6 6 8
User interface simplicity 2 6 18
Channels needed
EEG 1 2 4 4 15
EOG 1 2 5 3 15
ECG 3 3 5 15
EMG 3 1 5 2 15
Abdomen movement 1 1 2 1 21
Air flow 1 1 24
SaO2 2 24
Microphone 4 4 18
Video 3 1 7 5 10
40
Chapter 3
Sleep Data Processing
3.1 Introduction
A sleep study generates sampled digital data from several biopotential channels that
are received in a workstation and stored in a patient database. This chapter covers the
essentials of sleep staging and reviews the manual and automated methods of analysing
this database. The stored digital sleep data is analysed in accordance with published
guidelines [14] that are clinically well-accepted.
The channels that directly record biopotentials, namely, EEG, EOG, EMG & ECG are
examined in the following section. Other channels like respiratory, snoring and so on are
inherently transductive in nature and have very low sampling rates. Thus, they have very
minimal impact on the power consumption of the overall PSG system although they may
be bulky and can cause patient discomfort due to tethering. These channels are ignored
for the rest of the thesis except when needed for the sake of completeness.
Section 3.2 covers the biopotential signals that are recorded during sleep and section
3.3 covers the guidelines used for staging the sleep study. Section 3.4 outlines the steps
involved in developing an automated sleep staging algorithm and section 3.5 compares it
with the conventional manual staging process. Section 3.7 covers other features of sleep
that are detected as part of automated sleep staging. The rest of the sections discuss the
usefulness of automated sleep staging in reducing the time to analyse sleep data despite
the limitation in agreement statistics.
3.2 Biopotentials during sleep stages
This section covers the basics of the ExG biopotentials and describes their progression
during sleep. It also describes how they are correlated during the sleep staging process.
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Figure 3.1 – Minimum recommended montage for PSG showing one EEG channel, two EOG
channels and one EMG channel. Taken from [13]
3.2.1 Electroencephalography
Electrical activity of the neurons in various regions of the brain create potentials that
can be detected on the scalp surface. The potentials generated by single neurons are far
too small to be picked up at the scalp surface; however, a summation of synchronous
electrical activities of millions of neurons, that are oriented radially to the scalp, can be
recorded as a voltage versus time function [28–30]. A recording of such activities is termed
as Electroencephalography (EEG).
Typical scalp EEG recordings are performed by attaching several electrodes to the scalp
with conductive gel such as colloidon paste (wet electrodes) or without conductive gel
(dry electrodes). Conventionally, the electrodes are placed as per the 10 - 20 placement
guidelines published by IFCN [31].
Though the recommended sites for EEG recording in PSG as per the guidelines is C3,C4
[Fig. 3.1], other sites like O1, O2, F3, F4 are also recorded for redundancy and spatial
sleep characterization. These electrodes are typically ac-coupled to the instrumentation
that records the EEG though recent literature suggests usage of dc-coupling for research
purposes [32,33].
EEG is normally described using frequency, amplitude and morphology as parameters.
Neuronal potentials emanate from the cortex region and propagate through the skull-scalp
region. The region between the cortex and the scalp electrode can be considered to be
a volume conductor and a simple solid angle theorem is normally used to estimate the
number of neurons that would project on to a typical disc-shaped electrode that has a
diameter of about 1 cm. In order to record normal synchronous EEG activity reliably at
the scalp level, a 6 cm2 of cortex is required to be projected [28].
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The scalp EEG differs from the recordings made simultaneously in the cortex (ECoG -
Electrocorticogram) due to the low pass filtering of the skull-scalp interface [34]. The EEG
amplitude is nearly 10 - 50 times lower and is frequency dependent. Apart from the low
pass filtering effect, there is a 1/fα power law behaviour of EEG that is inherent to the
neuronal oscillations; α ranging from 1.9 to 2.2 [35].
3.2.1.1 EEG in sleep
The conventional method of sleep characterisation relies on frequency of EEG activity
ranging from 0.5 Hz to 40 Hz. The amplitude as recorded on scalp ranges from few
µV to nearly 200 µV . Most EEG waveforms are not simple sinusoidal patterns, but are
combinations of components with varying amplitudes and frequencies. Conventionally,
EEG activity is classified into several low frequency bands as shown in Table 3.1 and each
sleep stage is dominated by a specific pattern and frequency [section 3.3] .
The progress of EEG, during sleep, not only varies temporally but also spatially on the
scalp surface. Alpha waves decrease from being prominent in the occipital regions to
becoming dominant in the anterior regions as sleep progresses [Fig. 3.2]; though not of the
same intensity. In fact, two different types of coherence are reported in alpha band [36] in
the two regions during states of wake and sleep.
Spindle frequencies slightly vary between the lobes; faster ones (14 Hz) in the parietal
lobes and slower ones (12 Hz) in frontal lobes. Maximum slow wave activity shifts from
occipital to frontal regions during NREM [37]. Asymmetry in the sleep waves between the
right and left hemispheres has also been reported [38].
Table 3.1 – EEG frequency bands for sleep characterization
EEG Band Range
(Hz)a
Association with sleep
Delta (δ) 0.5 - 4.0 Usually seen in deep sleep stage N3 and is termed as slow wave sleep
Theta (θ) 4.0 - 7.0
Present while transitioning from wake to sleep stage N1 and during
dream (REM)
Alpha (α) 8.0 - 12.0 Usually seen in wake stage and attenuates when eyes are opened
Beta (β) 13.0 - 30.0
Usually seen after stage N1 sleep and consists of ’spider ’ like waveforms
called Spindles
Gamma (γ) > 30
Present during sustained alert state and is thought to enable several
activities like learning and memory consolidation during sleep
atypical values are shown. These tend to vary depending on the research or clinical needs
3.2.2 Electrooculography
An electrooculogram records the changes in electric potential between the front ( cornea)
and back (retina) of the eye. The cornea is at a positive potential with respect to the
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retina. Movements of the eyes during wakefulness or during sleep cause variation in this
potential and this can be monitored to elicit information.
3.2.2.1 EOG in sleep
EOG electrodes are typically placed on Right Outer Canthus (ROC) and Left Outer Canthus
(LOC) [Fig 3.1]. According to the R&K guidelines, a slight offset in the horizontal placement
of the electrodes is required to capture both the horizontal and vertical movements. Onset
of sleep typically causes Slow Eye Movements (SEM) less than 10 Hz and is usually used
to indicate stage 1 sleep. Rapid phasic bursts are also seen during the REM sleep and this
is used for staging this phase of sleep.
3.2.3 Electromyogram
Recording potential changes in the muscle cells when they are activated is called Elec-
tromyography (EMG). The typical resting potential is about -95mV and any changes
to this during activation can be measured by placing electrodes on the surface of the
skin above the muscle (surface EMG) or by piercing the muscle with needle electrodes
(intramuscular EMG). The amplitudes are in the millivolts range and are at much higher
frequencies (> 70 Hz).
3.2.3.1 EMG in sleep
Surface EMG is the method usually used in PSG. It is used to measure muscle tone to
determine the onset of REM stage. During REM stage, the muscle activity is minimum.
It can also measure some of the muscle movements associated with sleep disorders like
bruxism (teeth grinding during sleep), PLMD (periodic leg movements) and so on. In a
typical PSG montage, the electrodes are placed on the chin (submentalis muscle) [Fig.
3.1] and legs (anterior tibialis muscle) .
3.2.4 Electrocardiography
Electrocardiography (ECG) records the electrical activity of the heart and is routinely
used to investigate several cardiac disease conditions. The ECG waveform is a time series
representation of the electrical activity on the sinoatrial node (SA node), present on the
heart’s surface, that activates the heart muscle in a periodic manner to pump blood. The
conventional ECG is measured using different configurations : 3-lead, 5-lead and 12-lead.
Sleep centres typically use lead I or lead II type for electrode placements.
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3.2.4.1 ECG in sleep
Cardiac parameters like heart rate and pulse rate are monitored through the ECG and
can provide information on several sleep disorders and their effect on the heart. Any
arrhythmias during the recording are useful to holistically diagnose the patient’s health
condition. Since the sleep epoch is of 30 seconds, it sometimes becomes difficult to recognize
arrhythmias in such a long window. A shorter window of 10 seconds is usually used to
look for abnormalities.
3.2.5 Other channels
Apart from the above ExG channels, several other channels are recorded as mentioned
earlier. These pertain to cardiopulmonary parameters like blood oxygenation, air flow,
respiratory effort, pulse rate and also to movements like body position and chest wall
movement. These biopotentials originate from transducers that range widely from ther-
mistors to pressure sensors to accelerometers. They are useful in diagnosing a subset of
sleep disorders like OSA.
3.3 Manual staging of sleep
The sleep data that is gathered during the course of the PSG is analysed using the R&K
guidelines that were proposed in 1968 [13] along with its modified version in 2007 [14] and
is termed as sleep staging or sleep scoring.
EEG
EMG
EOG
Snore
Chest
Figure 3.3 – Typical sleep epoch showing various channels in a 30 seconds time window
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As per these guidelines, sleep recording is analysed in epochs. Each epoch of 30 seconds [Fig
3.3] is assigned a sleep stage code, based on the patterns and features that are predominant
across the recorded channels. Additional codes are used to describe events like movements,
heart rate irregularities, arousals and respiratory events that might occur in each of the
epochs.
3.3.1 Sleep staging in normal adults
3.3.1.1 Relaxed wakefulness
The state of wakefulness when the eyes are closed is characterised by mixed frequency
(8 - 12 Hz), low amplitude alpha waves in the EEG channels. This is maximal in the
occipital lobe and attenuated to an extent in the central lobe. It also attenuates when
attention increases and when the eyes are opened. EOG channel shows rapid blinks and
voluntary movements when the eyes are open and reduce when the eyes are closed. EMG
shows a high tone and increases in amplitude with any movements (Fig. 3.4(a)). The
transition from wake state to sleep state is the beginning of the Non-REM (NREM) phase
of sleep.
3.3.1.2 NREM phase
Three sleep stages constitute NREM phase and are differentiated by changes in patterns
of EEG and EOG.
3.3.1.3 Stage N1
Onset of sleep leads to a decrease in alpha waves and an increase in theta waves (4 - 7 Hz).
There could be vertex sharp waves intermittently. This is called as Stage N1 of sleep and
is considered as light sleep stage. Slow Eye Movements (SEM) are an important marker of
the onset of stage 1 sleep and usually precedes the EEG changes. Muscle tone through
EMG channel is normally of low amplitudes but can rise in case of any movement arousals
(Fig. 3.4(b))
3.3.1.4 Stage N2
Stage N1 progresses to Stage N2 and there is a shift in the EEG frequencies to beta
waves (12 - 14 Hz) with appearance of sleep spindles and K-complexes. Sleep spindles are a
train of waves with duration greater than or equal to 0.5 second and are usually maximal
in the central regions (Fig. 3.4(c)). K-complex is a well-defined biphasic vertex wave with
a duration greater than 0.5 second and is maximal frontally.
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The SEMs on the EOG channels have by now waned but the K-complexes from EEG can
appear as an artefact here. However, these can be distinguished from REM sleep based
on the lack of phase difference of the interferer on both the right and left EOG channels.
EMG is slightly tonic and generally lower than the tone at wakefulness.
3.3.1.5 Stage N3
Stage N3 shows slowing of the EEG and appearance of very low frequency (0.5 - 2 Hz),
high amplitude delta waves of 75 µV or above for at least 20% of the epoch (Fig. 3.4(d)).
These waves are maximal in the frontal region. EOG indicates these high amplitudes
because of the cross-coupling from the EEG. EMG is still tonically active but may achieve
very low levels.
3.3.1.6 REM
REM phase is characterised by mixed frequency, low amplitude EEG, similar to that of
the wake state. There is a burst of rapid eye movements in the EOG and suppression of
muscle tone in the EMG (Fig. 3.5(a)). Twitches can appear in the EMG synchronous to
the eye movements thus elevating it a little more than the atonic state.
3.3.1.7 Hypnogram
Transitions from one stage to the other can occur at any point during the sleep time. The
normal human sleep has about 4 - 6 sleep cycles, with NREM phase dominating in first
third of the night and REM dominating in the last third. A hypnogram captures these
transitions over the entire sleep duration and is a good indicator of sleep quality (Fig.
3.5(c)).
The hypnogram varies with ageing; there is a gradual decline in the total sleep time as one
ages. The patterns could also be disrupted due to onset of diseases, changes in lifestyle
and so on and manifest themselves as sleep disorders.
3.3.2 Sleep staging in pathologies
The R&K scoring manual [13] and the AASM sleep staging manual [14] provide guidelines
for normal adult’s sleep architecture. Any departure of sleep patterns from these standards
are considered as anomalies and an indicator of pathological conditions. The diagnosis of
the particular disorder is then based on the clinical practice parameters and several other
physiological and clinical symptoms.
For example, subjects who have sleep onset with REM stage instead of N1 stage may have
disorders like narcolepsy.
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Table 3.2 – Summary of Sleep Stages
SLEEP
STAGE
EEG EOG EMG
Awake
High background activity with mixed
frequency (α frequency : 8 - 12 Hz)
Voluntary Eye
Movements
High EMG activity
Stage
N1
Decreased alpha activity Increasing theta
activity, Vertex sharp waves (θ frequency :
4 - 7 Hz)
Slow Eye
Movements
(SEMs)
Decreasing EMG activity,
less than in the wake state
Stage
N2
Sleep spindles (β frequency 12 - 14 Hz, >
0.5 s long), K-complexes (biphasic vertex
waves, > 0.5 s long)
No eye movements Low level EMG activity
Stage
N3
> 20% High Voltage Slow wave (HVS)
activity (δ frequency < 2 Hz , amplitude >
75mV)
No eye movements Low level EMG activity
Stage
REM
Low voltage mixed frequency with
“Sawtooth waves” , 2 - 5 Hz negative vertex
waves usually occurring with REMs
REMs (occur with
bursts of phasic
EMG)
Absent or low level EMG,
lowest EMG activity of the
whole study
3.3.3 Summary
Table 3.2 summarises various sleep stages. The success of a sleep study not only depends
on the quality of application of the sensors and the recording, but also on the staging of
the sleep study. It takes about 25% of the entire sleep study time to score it. Even though
sleep scoring can be automated, the performance of the algorithms are not as good as
even the inter-scorer variability [27]. It is thus critical and time-intensive to arrive at the
proper diagnosis of the sleep disorder.
Appendix A explains some of the other tests done in a sleep facility that are of shorter
duration. However, the basic guidelines for sleep staging remains the same.
Apart from basic sleep staging, other events like arousals, respiratory and cardiac events,
limb movements and so on, need to be observed in the sleep study. Automatic event
scoring software do exist but they are not yet standardised to offer a good result. This
leads to further iterations while staging the sleep.
3.4 Automated Sleep Staging
3.4.1 Introduction
As mentioned in Chapter 2 and confirmed through the survey, most of the sleep clinicians
and technologists do not favour the use of automated scoring techniques as they are error-
prone and their accuracy is far less than the inter-scorer agreement of about 80% [39,40].
Despite the lack of clinical acceptability, several algorithms and techniques are being
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researched to reduce the cost and time burden of scoring sleep studies. The following
sections examine the automated sleep staging techniques.
3.4.2 Background
The sleep staging rules of Rechtschaffen and Kales, set out in 1968, were upgraded in 2007
by AASM. Apart from increasing the number of electrodes from 9 to 13 to accommodate
additional EEG channels [Fig 3.6], the scoring rules underwent very few changes. In fact,
NREM stages 3 and 4 were combined into one NREM stage N3, thus decreasing the
granularity of a sleep study further.
Since the basic technique of using manual pattern recognition on a 30-second cluster of
biophysical signals has not changed much, it leaves room for subjective interpretations
of the sleep study. This means that most of the Automatic Sleep Staging Algorithms
(ASSA), developed for clinical settings, have to imitate the scoring rules without focusing
on the micro structure of sleep [41]. Sleep clinics eventually end up having their own
set of guidelines customised to their own demographic and technical needs. Continued
ambiguities in the scoring rules thus remains as one of the fundamental constraints for
automated staging [42].
However, despite these inherent disadvantages, attempts have been made to automate the
oﬄine sleep staging routine since the early days of the R&K rules [43–45]. Some real-time
systems have also been attempted to eliminate the need for oﬄine staging that consumes
time [46–48]. Most of these techniques, however, are computationally intensive and hence
are suited to run on a PC or a workstation.
This section reviews some of the ASSA techniques with an end point being the commonly
derived measure of sleep called hypnogram . Other measures of sleep like sleep latency,
sleep efficiency and total sleep time are usually derived based on the computations that
make up the hypnogram. Algorithms based on cardiopulmonary and other PSG channels
are not covered in this thesis but may be relevant in some of the disorders like Central
Sleep Apnoea (CSA) and OSA.
3.4.3 Automation steps
Any oﬄine sleep scoring algorithm needs to work on a minimum set of ExG channels
to stage sleep as per the AASM guidelines. The steps for a typical automated flow are
outlined below and some of the techniques in literature are reviewed. The data input for
this flow is assumed to be digital in nature. This data is already stored in a PC for oﬄine
staging analysis.
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O2 O1
F4 F3
Figure 3.6 – Minimum recommended montage for PSG by AASM [14]. Additional electrode
sites of F3,F4,O1,O2 have been added (indicated in blue) to the R&K recommended montage.
These provide redundancy in case of any malfunctions in the primary channel.
3.4.3.1 Preprocessing
Preprocessing includes the filtering of artefacts, elimination of interference from power
lines and smoothing of waveforms using bandpass filters to remove out-of-band frequencies.
Though known interferers like power-line interference can be filtered out through upstream
hardware, further fine adjustments can be done in the preprocessing stage.
Since PSG is a collection of different varieties of biophysical signals on the surface of the
body and scalp, interferences can easily occur amongst all of them. For example, EOG
and ECG artefacts can be easily seen on the EEG channels due to their proximity and
relative amplitudes. Any movement or EMG related artefact can be seen on almost all the
channels. Sweat and respiration could also lead to artefacts as they affect the impedances
of the electrodes.
The human visual method of scoring is usually quite successful in looking for patterns
across several channels and deciphering the artefact. In general, they are scored as
movement time (MT) or regarded as wake state. However, for automated staging, typical
methods used to identify and eliminate artefacts are Auto-Regressive Modelling Analysis
(ARMA), Independent Component Analysis (ICA), Linear Discriminant Analysis (LDA),
thresholding, adaptive filtering and so on. Deciding which method to apply usually depends
on the nature of the artefact.
ECG artefacts on EEG and EOG are well-studied and respond well with adaptive FIR
filtering and modified ICA [49]. EOG and EMG artefacts on sleep EEG are far more
challenging to address because of the relatively smaller amplitudes of EEG. EMG recordings
performed on volunteers who were paralysed showed that EMG influence on EEG was
10-200 times lower than their normal state and it was different than previously thought [50].
A good literature review by Fatourechi et al [51] about EOG and EMG artefacts in BCI
53
systems show that surprisingly little work exists to tackle the problem of these artefacts
on EEG. Some algorithms use the fact that EOG artefacts typically affect the lower side
of the EEG frequency band whereas EMG affects the higher side. Algorithms that use
adaptive filtering, blind source separation (BSS) and Algorithm for Multiple Unknown
Source Extraction (AMUSE) have had reasonable success against these artefacts [52].
However, unlike BCI systems, PSG systems need to account for any sleep disorders
that give rise to such artefacts from movement disorders like PLMD, RLS, bruxism and
somnambulism. These need to be differentiated from other physical and technical artefacts
and need to be accounted for rather than eliminated from the data. Analysis of other
channels like chest wall movement, video and actigraphy could help in such situations.
3.4.3.2 Segmentation
Following the preprocessing, the data is segmented into either a fixed length or a variable
length segment, depending on the requirements of the feature extraction algorithms.
Although the standard epoch length of 30 seconds is used most of the time in sleep
data analysis [43, 48, 53], smaller segments of few seconds are also used to maintain
the stationarity criteria for simple computations like FFT and also for analysis of sleep
continuum in the sleep research domain [42,54,55].
Adaptive segmentation has been tried with variable segment lengths in order to make
the algorithm independent of R&K rules [56]. Such segmentation leads to clustering of
quasi-stationary segments for identification of sleep stages [57]. Yet they need some human
intervention to handle the boundary conditions. Recent works on non-parametric method
of segmentation used 5 seconds of sleep EEG and assumed that a priori information
about the probability distributions are not required for accurate modelling of the EEG
processes [58].
3.4.3.3 Feature detection
The guidelines for manual sleep staging evolved from observing the features and patterns
during the course of the sleep. Hence it is not surprising that the automatic staging is based
mostly on pattern or feature recognition. The human scoring method involves looking for
a quantum of energy or power in a given epoch and relating it to adjacent epochs. Specific
features like spindles, K-complexes, vertex waves, SEMs, heart-rate variability and so on
are also recognised through visual means [59].
Automatic feature detection relies on similar principles. Early algorithms used simple
time-domain computations like period-amplitude analysis (PA) [60] and histogram interval
method [48] to derive the absolute and relative powers in different bands of frequencies for
the EEG, EOG and EMG channels. As the computational power of computers improved,
feature extraction moved to power spectral analysis (PSA) [61] by using decompositions
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based on DFT/FFT, ARMA [62, 63], wavelets and filter banks and even on non-linear
features like correlation dimension [64] and Lyapunov exponent [65].
Though only simple average spectral energy measures are derived from FFT, important
events can be captured. In a study of 11 subjects with parasomnia, it was inferred that a
deeper intensity of slow wave sleep and an uniform distribution of sleep spindles could be
the cause for sleep terrors and sleep walking [66]. Similarly, in a study of 12 subjects with
insomnia, EEG power spectra showed that the insomniacs had more sleep spindles and
lesser alpha wave activity than the normals [67]. Finding markers of depression during
sleep has also been possible by looking at the power of delta waves in the first 100 minutes
of sleep [68].
Wavelet packets have been shown to help in sleep research by the time-frequency localisation
property of wavelet transform (WT) [69–71]. Apart from their usual usage in sleep stage
classification [72], this property also helps to look at phasic events like arousals, cyclic
alternating patterns (CAP) in EEG [73] and even heart rate variability (HRV) [74] and
EOG signals [71] during sleep.
3.4.3.4 Classification
Classification has primarily been performed using simple threshold-based rules with
hierarchical decision trees as this closely matches the visual scoring rules. Early systems
used both hybrid principles similar to the human scoring method [75] and fully digital,
pattern recognition techniques [59]. In the latter, fourier transform of EEG and EOG of 30
second epochs, led to classification of wake and sleep stages S1 and S21. Peak and valley
detection helped in identifying stages S3 and S4. EOG channel was used for detection of
REM phase. The overall classification could achieve a 82% agreement with a human scorer
which was quite close to the normal inter-scorer agreement of 89%.
In [76], differentiation between normal and disturbed sleep was attempted as the main
objective, even when the automatic classification did not agree well with the visual scoring
process. 20 second epochs from EEG and body movement channels were used from three
subject groups to detect epoch transitions and stage sleep. Reasonable agreements of 75%
were possible and it was determined that the classification became poorer when the sleep
disturbance increased.
Classification based on non-linear measures like D2 and L1 yielded better results than any
of the linear spectral measures in [77]. Eight measures of EEG, both linear and non-linear,
were analysed and compared for twelve healthy subjects who underwent sleep studies.
Based on analysis of variance (ANOVA), non-linear measures D2 and L1 discriminated
well between sleep stages N1 and N2 whereas spectral measures separated stages N2 and
N3 better.
1S1 to S4 are sleep stage codes based on earlier R&K rules
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Neural network based classifiers have recently been used to stage sleep. Neural classifiers
require training data set apart from testing and validation data sets. In [78], seven classes
were defined. NREM and REM sleep stages along with movements and EOG signal
were segmented into 2-second intervals. Each 30-second epoch was characterized by 17
parameters that were obtained by averaging 15 consecutive estimates. The neural network
showed a 80.6% agreement with the expert scoring. Similar neural network studies [79,80]
yielded better agreements in the range of 85% or more.
Most of the classification schemes compare themselves with the R&K and AASM rules
that are fundamentally representative of the macro structure of sleep. Some attempts have
been made to break away from these guidelines and redefine the basis for sleep scoring in
the SIESTA project.
Using SIESTA database, Flexerand et al. [81] used Hidden Markov Model (HMM) to make
the staging more objective. Nine whole night sleep recordings from SIESTA database were
used - five for training and four for testing. A HMM previously used in EEG analysis
called (GOHMM) was trained using the EEG and EMG signals. Results showed that the
probabilistic hypnogram had a mix-up of stage N2 and REM sleep brought about by the
coarse EMG resolution during recording.
Several other classifiers have been formulated and studied [81–87]. Recent works are now
more focussed on optimising the measures that have been known previously. In [86], 74
measures have been examined and it was shown that 4 - 14 polysomnographic features
were sufficient for an agreement ranging from 74% to 81%. The most successful measure
turned out to be the ratio of powers to beta and delta frequency range. However, a single
measure is not good enough to classify the entire sleep study especially when disorders are
of different kinds.
3.4.3.5 Post-processing
Smoothing rules are used to reassign epochs based on the adjacent stages especially in
algorithms that use segments shorter than the epoch length of 30 seconds. For example,
isolated deep sleep stage like NREM stage N3 might exist amongst REM stage epochs and
has to be smoothed out. This is typically done towards the end of any decision tree based
system and in systems that are based on clustering, expert systems and neural networks.
Some of the arousal rules of AASM [14,88] may have to overwrite some of the classified
stages. For example, if there is an abrupt frequency shift that lasts for 3 seconds with at
least 10 seconds of sleep preceding the change, then an arousal needs to be scored amidst
that stage. This information could also come from other channels like EMG that may not
be automatically classified.
Fig. 3.7 summarises the automation steps involved.
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Sampled ExG Data
Artefact Processing
Segmentation
Feature extraction
Classification
Post-processing
Hypnogram 
and
other indices
Identify and remove
respiratory, movement artefacts
Choose epoch, segment lengths
based on stationarity criteria
EEG : spindles, vertex waves
EOG : SEM and REM
EMG : muscle atonia
ECG : arrhythmias, QRS
Classify sleep stages based on
guidelines, ANN, LUT
Smoothen scoring and validate
Figure 3.7 – Automatic Sleep Staging Algorithm (ASSA) flow diagram
3.5 Comparison of manual and automated sleep sta-
ging
Automated sleep staging algorithms are usually validated against visually scored sleep
studies on an epoch-by-epoch basis [41, 48, 56, 57, 61, 71, 89, 90]. Agreement statistics
are derived either on an epoch-by-epoch basis or by grouping similar sleep stages and
comparing them or by looking at just the macro structure of sleep through hypnogram
matching. Other derived indices like (TST), Sleep Latency (SL), Apnoea Index (AI),
Desaturation Index (DI), Periodic Limb Movement Index (PLMI) are also compared.
The agreements evaluated in an epoch-by-epoch manner have shown values ranging from
60% to 90%. However, these agreement values are related to the subjective scoring of
an individual scorer and very rarely to a group of scorers. Since different scorers have
different scoring styles, a single algorithm cannot match all of them. Attempts have been
made to evolve a consensus [48,91,92] amongst the scorers for the training data set, even
though this may be labour-intensive and expensive.
Literature reveals several methods to compute the agreement statistics derived from both
stage-specific performance and overall performance measures using a bivariate classification.
The stage-specific performance measures are defined as follows.
nii is the number of epochs with i ranging from 1 to 5 corresponding to Wake, NREM1,
NREM2, NREM3 and REM.
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1. Sensitivity : Proportion of epochs that are true positives with respect to the reference
manual scoring.
Si =
nii
5∑
i=1
ni,manual
(3.1)
2. Positive Predictive Value (PPV) : Proportion of epochs that are classified by
ASSA as belonging to a stage that is same as that of manual scoring.
PPV
i
=
nii
5∑
i=1
ni,ASSA
(3.2)
3. Agreement : This is the measure of agreement between the manual and ASSA
methods, when all epochs are considered together.
Agreementmanual,ASSA =
5∑
i=1
nii
5∑
i,k=1
nik
(3.3)
4. Cohen’s kappa : This is the measure of agreement between the manual and ASSA
methods, when agreement between raters by chance is eliminated. Agreement by chance is
given by
Agreementchancei =
5∑
i=1
ni,manual ×
5∑
i=1
ni,ASSA
5∑
i,k=1
nik
(3.4)
Cohen’s kappa kc is then derived as
kc =
5∑
i=1
nii −
5∑
i=1
Agreementchancei
5∑
i,k=1
nik −
5∑
i=1
Agreementchancei
(3.5)
Table 3.3 shows the definitions used for arriving at agreement statistics and Cohen’s kappa
through equations (3.1) to (3.5).
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Table 3.3 – Definition of agreement statistics between automated and manual scoring
MANUAL
ASSA
WAKE NREM 1 NREM 2 NREM 3 REM TOTAL Si
WAKE n11 n12 n13 n14 n15
5∑
i=1
n1,imanual S1
NREM 1 n21 n22 n23 n24 n25
5∑
i=1
n2,imanual S2
NREM 2 n31 n32 n33 n34 n35
5∑
i=1
n3,imanual S3
NREM 3 n41 n42 n43 n44 n45
5∑
i=1
n4,imanual S4
REM n51 n52 n53 n54 n55
5∑
i=1
n5,imanual S5
TOTAL
5∑
i=1
ni,1ASSA
5∑
i=1
ni,2ASSA
5∑
i=1
ni,3ASSA
5∑
i=1
ni,4ASSA
5∑
i=1
ni,5ASSA
5∑
i,k=1
nik
PPVi PPV1 PPV2 PPV3 PPV4 PPV5
3.5.1 Example of automatic scoring
In order to compare the performance of an automated scoring software to that of expert
scoring using the statistics of the previous section, an example case study is illustrated in
this section.
Sleep data was obtained from the MIT-BIH polysomnographic database of University
College Dublin [93,94]. This database was selected as it had the requisite EEG and EOG
channels available as per the AASM recommendations. Signals available were EEG (C3-A2),
EEG (C4-A1), left EOG, right EOG, submental EMG, ECG (modified lead V2), oro-nasal
airflow (thermistor), ribcage movements, abdomen movements (uncalibrated strain gauges),
oxygen saturation (finger pulse oximeter), snoring (tracheal microphone) and body position
obtained using the Jaeger-Toennies system (Erich Jaeger GmbH, Germany).
Sleep stages were scored by an experienced sleep technologist according to standard R&K
rules. Remlogic software from Embla was used to automatically stage this sleep study
using the data from EEG and EMG channels. The software uses automatic thresholding
and spectral information to determine the sleep stages. Spectral information is computed
in the sleep bands : δ (0.5 - 4.0 Hz), θ (4.0 - 8.0 Hz), α (8.0 - 12.0 Hz), σ (12.0 - 16.0 Hz)
and β (12.0 - 20.0 Hz).
Fig. 3.8 shows the hypnograms obtained from the analysis. It can be seen that the there is
wide disagreement in several epochs. Whilst hypnograms provide a visual representation
of the sleep architectures, the agreement statistics tabulated in Table 3.4 provide statistics
on a stage-by-stage basis. The agreement is just 36.14% and the Cohen’s kappa for this
study is 0.22. This example shows that the automated scoring software could be highly
unreliable in some cases though the literature refers to an inter-rater agreement of 70 -
80% [27].
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(a)
(b)
(AUTOMATIC)
(EXPERT)
Figure 3.8 – Comparison of hypnograms obtained from automatic sleep staging using
Remlogic software and from expert staging.
Table 3.4 – Agreement statistics between automated and expert scoring for sample case
study.
MANUAL
ASSA
WAKE NREM 1 NREM 2 NREM 3 REM TOTAL Sensitivity %
WAKE 93 118 27 0 106 345 27.03
NREM 1 10 42 41 0 24 117 35.89
NREM 2 2 11 30 0 2 45 66.67
NREM 3 10 7 39 87 5 148 58.78
REM 4 36 35 0 18 93 19.35
TOTAL 119 214 172 87 155 747 AGREEMENT = 36.14%
PPV % 78.15 19.62 17.44 100 11.61 kc = 0.22
For the same sleep study, Fig. 3.9 and Fig. 3.10 illustrate the frequency domain measures
using spectrogram and classification into frequency bands for conventional sleep bands
using the central electrodes C3-A2 and C4-A1. It can be seen that the proportion of power
in the delta band increases in the central lobes as the sleep progresses across stages. Fig.
3.11 shows the spatial variation across the scalp as the sleep stage progresses.
3.6 Discussion
Previous sections covered the basics of sleep staging as recommended by R&K rules [13]
and AASM [14]. Automatic sleep staging has since then evolved with the twin needs of
reducing the time to score a sleep study and reducing inter-rater subjectiveness. However,
from section 3.5.1, it could be seen that though the automatic sleep staging could be done
quickly, the agreement with expert scorer is low and variable.
Table 3.5 lists some of the works from literature with a high agreement score. However, it
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sleep bands spectrogram
(a)
(b)
Figure 3.9 – Sleep staging using spectral measures of power spectrum and spectrogram (a)
WAKE stage showing equal powers in sleep bands’ EEG (b) Stage N1 showing decrease in
higher frequency band and increase in lower frequency band
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(a)
(b)
Figure 3.10 – Sleep staging using spectral measures of power spectrum and spectrogram (a)
Stage N2 showing increase in delta, sigma and beta bands (b) Stage N3 showing increase in
delta band
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is also known that disagreement of 5 - 10% is found upon repeated staging of the same
data by the same scorer [41]. This disagreement normally occurs during transitions from
one sleep stage to another. Examples include transitions from wakefulness to light sleep,
transitions between NREM and REM sleep, transitions from stage N2 to N3, or periods
with frequent arousals [40]. Comparatively higher disagreements are also seen in clinical
populations like OSA, depression, RBD and among scorers from different sleep centers
who have developed different scoring habits [91].
Nevertheless, it can be seen that most of the automatic sleep analysis with high agreement
uses feature extraction based on frequency-domain measures such as AR model, fourier or
bispectral measures. Classification is based on look-up table and decision trees that have
a higher agreement to human scorers.
However, these techniques have not worked across other databases or populations as these
methods are predominantly rule-based and are subjective in nature. Rules that have
terms such as “relatively low amplitude”, “decreased alpha activity” and so on should be
quantified for each subject rather than applying it to different populations.
In [57], the authors concluded that despite the high agreement statistics of many of the
automatic methods, manual review is often called for to accommodate for different data
types and ambiguous interpretations of the AASM rules. Thus, there needs to be an
automatic staging method or algorithm that needs to be based on training it with adaptive
and self-adjusting thresholds for each individual. The algorithm should be able to capture
the individual’s sleep pattern over many nights and store their thresholds for further
sleep scoring. This, of course, assumes that the sleep monitoring system is wearable and
unobtrusive.
The limitations of such an approach could be :
 lack of enough training and testing data in both the normal and patient population
to derive the parameters required to classify the sleep data
 large differences in the normal and patient population leading to inaccuracies in the
automatic staging process
 large disagreements in the experts’ scoring for the same data leading to inaccurate
classification due to training errors
 usage of subjective AASM scoring rules and 30 s epochs that could bias the staging
process even though smaller epoch size could be chosen for better analysis
 lack of additional modality like video could confuse the classifiers to stage REM as
WAKE and vice versa
In a subsequent chapter, an automatic staging algorithm will be developed and compared
with the algorithms in Table 3.5.
65
3.7 Automatic detection of other sleep features
3.7.1 Drowsiness detection
Drowsiness and arousals are an integral part of the sleep processes. Drowsiness is broadly
defined as the phase of transition from an awake state to a completely asleep state. Arousal
is the opposite; namely the transition from sleep to wake and is physiologically similar to
drowsiness.
Clinically, drowsiness and arousal are judged by the changes that happen in EEG, EOG,
EMG, heart rate and other related bio-signal variables. However, the electrophysiological
recordings of these transitions have a certain latency and hysteresis associated with them.
This is because the sleep-wake mechanisms that occur at the cellular level start in local
colonies of neurons and collectively organize with time (synchronicity) to present themselves
at the scalp [98]. When one of the mechanisms override the other, a change is observed in
the recorded parameters.
Clinicians often use sleep questionnaires like Epworth Sleepiness Scale (ESS) and Stanford
Sleepiness scale (SSS) to subjectively evaluate the nature and extent of sleep related
problems in a patient. Individuals who cross a certain threshold of scoring on these sleep
scales are subjected to further tests with sleep diagnostic instrumentation depending on
the associated clinical features [details in Appendix A]. Using the usual in-facility PSG,
the Maintenance of Wakefulness Test (MWT) and Multiple Sleep Latency Test (MSLT)
are used to screen for drowsiness or insomnia related problems. The MWT measures the
ability to fight sleepiness in a real-life situation (in the case of sleepy subjects) whereas
MSLT is used to measure the inability to fall asleep (in the case of insomniacs) . There is
a wide acceptability for these tests amongst the medical community as they are simple
and fast.
Detecting drowsiness, in real-time, is a far more challenging task compared to sleep staging.
Not only is the exact trigger point of the onset of sleep a subject of debate [36,99], but also
the 30-second epoch duration of a typical sleep staging rules would be highly unsuitable
for drowsiness detection. This is because the reaction time to prevent any accident-like
situation in a drowsy condition is very less.
For example, if one were to be driving at a speed of 100 km/h and the distance maintained
between two vehicles were 10m, it should not take more than 360 ms to completely stop
one’s own vehicle from hitting the vehicle in the front that stopped. This places a constraint
on the system design - a full PSG or even a portable sleep recorder, are hardly the tools in
such a situation.
Systems have been designed that can detect blink-rate of the eyelids, droop of the head,
gripping pressure on a steering wheel, change in heart-rate, skin potential level and slow
eye movements to get a measure of drowsiness or alertness of an individual [100]. However,
none of these systems have become a gold standard for real-time drowsiness detection.
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3.7.1.1 High frequency EEG and drowsiness
EEG in low frequency bands have been studied and used extensively for sleep staging.
Traditionally, frequencies above 30 - 35 Hz have been regarded as noise in the detection
of sleep. However, improvements in EEG instrumentation have enhanced the scope for
studies in higher frequency bands. Evoked potentials, epileptic seizure detection and so
on [101] are high frequency events and are used for diagnosis.
Recent studies [100, 102] have indicated that there could be information in the high
frequency bands during transitions from wake to sleep and also during cognitive brain
functions. High frequency events at the neuronal level have been shown to exhibit complex
dynamics including the ability to resonate and oscillate at multiple frequencies. Memory
consolidation and synchronization during sleep have been linked to the previous awake
state by way of their high frequency oscillations and information transfer. Such neuronal
oscillations have been broadly classified as Gamma (30 - 80 Hz), Fast (80 - 200 Hz) and
ultra fast (200 - 600 Hz) bands [103].
It has also been found that the power spectral density in the mammalian cortex varies
inversely to the frequency. This seems to imply that low frequency perturbations can
lead to energy dissipation at higher frequencies and that slow oscillations modulate higher
frequency ones [35,104]. Spatially, higher frequency oscillations happen in smaller networks
and lower frequency oscillations in larger networks. The brain rhythms can thus be
modelled as weakly chaotic oscillators which have the properties of both harmonic and
relaxation oscillators. This means that long-term behaviour can be predicted from short
term observations. Given this understanding, it is quite possible that the build-up of
oscillations towards sleep could be predicted by observing the short-term higher frequency
changes and correlate it with the long-term low frequency sleep behaviour.
However, since the scalp acts as a low pass filter and the EEG itself exhibits a 1/fα
behaviour (1.9 ≤ α ≤ 2.2) as sleep progresses [35,67,103], the high frequency information
gets buried under the noise of the wet electrodes. Unless evoked potential methods are
utilised, as in [100], or averaging over many epochs are done in non real-time, it is difficult
to extract high frequency information that could potentially provide markers for drowsiness.
3.7.2 Arousals
Arousals are micro events that occur intermittently during sleep. It consists of an abrupt
shift in EEG frequency that may include alpha, theta and/or frequencies greater than 16
Hz but not spindles [105]. Arousal could lead to a complete wake state or could continue
as sleep. Most of these micro arousals are masked by the 30-second epoch. Recently,
rules have been added to score these arousals after scoring the entire sleep study. The
transient and intermittent nature of these micro events are difficult to be captured in
a seemingly large 30-second epoch and hence new rules get added to the AASM rules
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occasionally. However, these mechanisms are still being researched for more objective
measures [106–108].
(a) (b)
(c)
50 Hz notched
Figure 3.12 – Limitations of scalp EEG (a) EEG power distribution obeys a 1/fα behaviour
(1.9 ≤ α ≤ 2.2) [35] (b) Noise floor of wet electrodes and input-shorted amplifier. Adapted
from [109] (c) Intersection of (a) and (b) shows that high frequency EEG information from
scalp is limited by noise floor and the scalp’s 1/fα attenuation
3.7.3 Spindle detection
Spindles are key markers of Stage 2 NREM sleep (section 3.3). They are characterised by
rhythmic waves in the 12 - 14 Hz band with increasing and then decreasing amplitudes. They
could be present in low voltage background EEG or superimposed on delta wave activity.
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Spindles are regarded as markers for brain functional development and of pathologies
associated with ageing [110]. Manual scoring of sleep spindles is time-consuming and
error-prone. Automatic spindle detection algorithms based on STFT [111], bandpass
filtering [112], fourier transform [113] , matching pursuit [114] and several other techniques
have been developed to mimic the visual analysis that is based on amplitude-frequency
parameters. Detection rates for these techniques have varied between 70% to 90%.
3.7.4 Summary
Features like arousals, spindles and drowsiness markers in a sleep micro-architecture are
active areas of research. The algorithms to detect these features are also being researched
from a signal processing perspective. Some of these algorithms form part of commercially
available sleep analysis software but are not widely accepted as yet.
3.8 Conclusion
This chapter presented the mechanism of collecting and analysing sleep data as per
the AASM guidelines. Methods to automatically analyse the sleep data on a powerful
workstation were also illustrated with an example case study. Steps to perform automated
sleep staging were described and works in literature were compared for each of the steps.
Though the automated sleep staging method takes few minutes on a workstation compared
to the manual method that takes about 2 to 4 hours (Table 2.4), its acceptance is not
very prevalent in the medical community due to limitations associated with them [15].
For example, in the Siesta project [83], though about 80% agreement between automated
scoring and human scoring was found, it could not be generalized and applied to other
databases. It is also not clear whether the goal of automated sleep staging is to match the
human scoring epoch-by-epoch or look for additional information in the nascent field of
sleep research.
However, adaptive algorithms that can be trained with different thresholds for different
individuals could pave the way for larger acceptance provided the diagnostic systems are
capable of operating over many nights and collect data without being obtrusive for the
individuals. This calls for wearability challenges to be overcome.
The next chapter explores the power consumption by these conventional systems and delves
on the how it impacts wearability. Focus is on portable and wearable sleep diagnostic
systems. Since significant power is consumed by the sampled data architecture that
examines the macro-structure of sleep, the focus of this thesis will be on generating
hypnograms using ultra low power architecture. Since the micro-structure events like
drowsiness calls for processing of high frequency EEG that are buried under the noise floor
of the electrodes, it will not be dealt with from a power consumption perspective in this
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thesis work. Some of the micro-structure events like arousals would be treated as artefacts
for the purpose of this thesis.
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Chapter 4
Power Consumption in Sleep
Diagnostic Systems
4.1 Introduction
Previous chapters illustrated how portability and wearability are desired in a polysomno-
graphy system from the perspectives of patient comfort and clinical utility with associated
costs. One of the significant constraints in making a portable or a wearable device is the
power consumption of the entire system. This in turn determines the size of the battery
which can dominate the weight and form factor of the system. Other important properties
of the battery like energy density, shelf life and thermal stability determine the overall
cost of the system. By reducing the power requirements, the portability and wearability of
the system can be improved.
This chapter examines the power consumption aspects of portable and wearable sleep
diagnostic systems. Examples of commercial systems are considered and their power
consuming components are examined in detail. The receiver system on the sleep technician
side, consisting of the desktop computer, monitors and the sleep study analysis module
are not considered in this computation.
4.2 Power consumption in conventional PSG systems
4.2.1 Lab-based bedside PSG system
Conventional lab-based PSG systems (Fig.4.1) require a complete clinical infrastructure
to administer a sleep study. The power consumption of this type of system can be
computed by examining its components. Fig.4.2 shows the components of a commercially
available sleep diagnostic system, N7000, from Embla. This system consists of three main
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Figure 4.1 – The block diagram of a typical facility-based Polysomnography system [15]
components viz. Communication unit, Bedside unit and Patient unit. The functionalities
of each of this unit is described below.
4.2.1.1 Communication unit
The communication unit (Fig.4.2(a)) provides the main power to the bedside unit and
communicates between the N7000 and the Technician’s desktop computer over a Local
Area Network (LAN). It can also be configured through the RS232 ports for control
from a central station. Apart from having additional inputs for external devices such as
a Continuous Positive Airway Pressure machine (CPAP), it also functions as a patient
isolation unit, preventing a direct electrical connection between the patient and the external
devices connected to the system. This unit weighs about 2.3 Kg and consumes about 50
mA at 230V at the non-isolated end. It also has an isolation of 4 KV from the AC supply
as required by the regulatory standards for a Class II medical device.
4.2.1.2 Bedside unit
The N7000 bedside unit (Fig.4.2(b)) contains the main signal processing blocks that
acquire, digitize and transmit a total of 40 physiological channels such as EEG, EOG,
ECG and EMG. 23 channels are intended for EEG and are labelled according to the
10-20 international system, 2 are intended for EOG, 7 are extra referential channels and 8
channels are bipolar channels that can be used to measure, for example, EMG and ECG.
This unit thus serves as the interface between patient electrodes and the communication
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unit.
4.2.1.3 Patient unit
The patient unit (Fig.4.2(c)) reads and transmits respiratory and other data and is worn
by the patient (Fig.4.2(d)) with an elastic strap. This unit can measure nasal flow, pulse
rate, body position, snore and other parameters, based on the sensors that are utilised.
(a) (b)
(c) (d) (e)
Figure 4.2 – Components of a Lab-based PSG (a) Communication unit (b) Patient bedside
unit (c) Patient unit (d) Patient wearing a patient unit (e) Patient tethered with the bedside
and patient units. Adapted from [115]
4.2.2 Portable PSG systems
Portable PSG systems are available commercially for unattended or attended PSG studies
of different types (Table 2.2). These systems have a smaller form factor and can transmit
the sleep data in a wired or wireless manner. This enables a subject to be ambulatory
and to sleep in a relatively better comfort than with the wired PSG systems in previous
section. Fig.4.3 shows some example systems.
Embletta GOLD and Alice PDx are portable wired systems and are regarded as Type
II/III systems that are suited for unattended studies in a hospital or a home setting for
limited number of channels. SOMNOscreen and Sapphire are wireless PSG systems and
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(a) (b)
(c)
14 cm x 7 cm x 2.8 cm
12.7 cm x 7.62 cm x 5.08 cm2.3 cm x 7.1 cm x 14 cm
218 grams 230 grams
220 grams
(d)
21.59 cm x 9.65.cmm x 3.6 cm
538 grams
Figure 4.3 – Examples of Portable Polysomnography Systems (a) Embletta GOLD From
Embla (b) Alice PDx from Philips Respironics (c) SOMNOscreen from Somnomedics (d)
Sapphire from Compumedics
are suited for Type I investigations in either a hospital or a home setting. These systems
usually consist of a patient unit, a wireless transmitter for digital data transfer and a
wireless receiver that can be connected to a base station computer. Functionally, this is
similar to the functional partitions in the wired PSG systems of the previous section. The
SOMNOscreen system is explored further below from a power consumption requirement.
4.2.2.1 Patient unit
The base patient unit (Fig.4.4(a)) consists of the main electronics, batteries, wireless
transmitter and a memory card to sample, record and transmit the PSG signals; mainly
pertaining to respiration and movement. An additional headbox, wired to the base unit,
supports simultaneous sampling of 32 ExG channels (25 EEG/EOG ref, 7 EMG/ECG diff
+ REF + GND).
The ADC can sample up to 2048 Hz and has a 16-bit resolution. The entire patient unit
is powered by two 3.7 V LiON batteries with 2550 mAH capacity each. This supports a
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(a) (b)
(c)
Figure 4.4 – Example of a Wireless Portable Polysomnography Systems from SOMNOmedics
(a) Patient unit (b) Wireless transmitter and receiver (c) a subject hooked up with the system
Adapted from [116]
recording time of 32 hours for storage on the memory card or a wireless transmission with
a range of 20 m.
4.2.2.2 Communication unit
When the patient unit needs to transmit the data in real-time over longer distances (∼100
m), the 2.4 GHz wireless transmitter and receiver combination can be utilised (Fig.4.4(b)).
The battery now supports only about 14 hours of recording time. This can be attributed
to the power requirement for the wireless transmission with a transmit power of 10mW.
Compared to the short-range wireless transmission or recording on on-board memory, the
battery life has reduced by more than half. The receiver runs on a 5V power supply with
a 270 mA current consumption. However, this is usually attached to a desktop computer
and hence will not impact the overall power consumed by the portable system.
The following sections examine wearable PSG systems that are being researched and
compute the power required for various components.
4.2.3 Wearable PSG systems
In this section, state-of-the-art wearable sleep monitoring solutions, developed by groups at
IMEC [117] and KAIST [118] are reviewed. Both the solutions use the concept of Wireless
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Body Area Network (WBAN) for sleep monitoring.
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Figure 4.5 – Wearable sleep system from IMEC [117] (a) Head-mounted system showing
the sensor nodes monitoring EEG, EOG and EMG channels (b) Block diagram of the system
showing the sensor nodes (SN) and the central node (CN) connected as a wireless body area
network (WBAN). The USB stick with the CN node connects to a computer that analyses
the received signals
4.2.3.1 IMEC Solution
The IMEC solution (Fig.4.5) uses a central node (CN) in the form of a USB-stick to
aggregate data from three sensor nodes (SN) that process 2 EEG, 2 EOG and 1 EMG
biopotential channels using ultra low power ASIC [119]. The central node then relays the
acquired data to a desktop workstation via the USB port. In order to reduce the power
consumption of the system, a Medium Access Protocol (MAC) is used with Time Division
Multiple Access (TDMA).
The power consumption per sensor node is about 3 mW which works out to a total of 9
mW for the head-mounted wearable system [120,121]. This works out to 1.8 mW per each
of the 5 biopotential channels which is about 5 times lower than the power consumed by
portable sleep systems (Table 2.3).
This system was benchmarked with a portable sleep monitoring system and the resulting
hypnograms were seen to correlate well with an average of 80% agreement. This is similar
to the acceptable inter-scorer variability [section 2.4.1] in the typical sleep lab.
Though this system is comparable to a portable sleep system, it has few shortcomings :
 Even though the patient transmitter box is eliminated from the chest, it does have
wires traversing the face and the scalp, to reach the sensor nodes mounted on a
head band. Hence, this does not avoid the motion artefacts if the subject moves but
decreases the possibility of wires entangling the neck.
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 Only one frontal and one central EEG electrode have been used, though the AASM
recommendation [Fig.3.6] is for electrodes on either side of the scalp and on occipital
positions. It may be problematic to stage sleep properly as alpha waves are maximal
over occipital lobes [section 3.3, Fig.3.2].
 Other important physiological parameters like ECG, respiration rate and oxygen
saturation are not being considered.
Hence, from a wearability and battery lifetime perspective, this system is an incremental
improvement over the existing portable solutions whilst trading off with the number of
channels.
(a) (b)
Figure 4.6 – Wearable sleep system from KAIST [118] (a) System with wearable band
connecting 14 sensor nodes and 1 network controller node (b) Block diagram of the system
showing the sensor nodes (SN) and the network node (NC) connected as a wireless body area
network (WBAN).
4.2.3.2 KAIST solution
The KAIST system (Fig.4.6) is built as a Wearable Band (W-Band) that connects 14
sensor nodes (3 ECG, 4 EEG, 3 EMG, 4 EOG) with 1 network controller-cum-battery
node [118]. This network node then transmits data inductively, over 5 to 7 cms range,
with an average energy dissipation of 0.33 pJ/bit. The overall power consumption is about
425 µW so that it can operate from one small coin battery of 10 mAh for over 10 hours.
The weight and form factor of each patch is about 0.2 g and 2 mm × 3.14 cm respectively,
made possible by implementing the patches as Planar-Fashionable Circuit Board (P-
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FCB) [122,123]. The complete W-Band weighs less than 5 g including the LR63 alkaline
battery which weighs about 0.2 g.
Though this implementation seems to be close to the ideal system from a wearability
perspective, some shortcomings can be seen :
 No benchmarking seems to have been done with existing sleep systems as yet.
 Sweat and movement artefacts could have an impact on the signal integrity of the
patches as it is made from P-FCB compatible material like cotton and polyester.
Hence, reliability of the P-FCB needs to be proven in clinical or home settings.
 Short range inductive coupling that works over just 5 - 7 centimetres would mean
that there has to be a relay node to a base station or that it communicates with a
mobile device such as smart phones using Near Field Communications (NFC). Hence,
the overall system power consumption would be higher.
 Other important channels like respiration and oximetry may have problems to
integrate with the P-FCB system because of their transductive nature.
Therefore, though this sleep monitoring system is novel and energy-efficient, the full PSG
system needs to be built and benchmarked with existing PSG systems.
4.2.4 Component-level power consumption
Previous sections identified the sub-systems in currently available sleep diagnostic systems
and their respective power consumption. This section focusses on the component-level
power consumption and their design constraints. Target specifications for a low power
sleep diagnostic system is also derived based on the assumption that processing ExG
signals consume most of the power. This assumption is valid as these signals are typically
sampled with a higher sampling rate and amplification than the cardio-respiratory signals
(Table 2.1).
6 x EEG
2 x REF
2 x EOG
3 x EMG
2 x ECG
1 x GND
Base station
LNA Filter Digitizer
Patient Amplifer Box
Pa
ssi
ve
s
Receiver
Wireless
Raw data rate ~ 16 channels @ 256Hz at 16-bit resolution 
Data Storage
& 
Sleep staging
Figure 4.7 – A typical 16-channel ExG system in a wireless PSG. To estimate the power
consumed, it is assumed that all the blocks are using maximum power.
78
Fig. 4.7 shows a typical 16- channel wireless system that samples ExG signals (EEG or
EOG or ECG or EMG) and digitises them at the patient end to be transmitted to a base
station. The patient amplifier box shows an analogue front end (AFE) that consists of a
Low Noise Amplifier (LNA), an anti-aliasing filter (AAF) and a time-division multiplexed
(TDM) digitiser (ADC). The sampled data is transmitted wirelessly by the transmitter
(TX) to a receiver attached to a base station.
The total power consumption, Psystem, can now be computed by adding up power con-
sumption of each of the individual blocks and can be represented by the equation
Psystem = 16 ∗ PLNA + 16 ∗ PFILTER + PADC + PTX (4.1)
where PLNA , PFILTER, PADC and PTX are the power consumed by the LNA, AAF, ADC
and TX respectively.
If one were to construct this system from off-the-shelf conventional hardware running on a
CR2430 coin-cell battery that provides 3V [124] then,
Psystem = 16 ∗ 1.08 mW︸ ︷︷ ︸
LNA
+ 1.3mW︸ ︷︷ ︸
ADC
+ 32mW︸ ︷︷ ︸
TX
(4.2)
' 50.58mW
In this system, anti-alias filtering is provided by a passive RC filter and the ADC is of 10
bit resolution and is used in TDM mode.
For a data rate of 64 kbps, this system can drain the battery in about 8 hours. In this
implementation, it can be seen that the transmitter and the amplifiers consume significant
proportion (> 95%) of the power.
In order to explore reduction in the power consumption of individual components, a
brief overview of research literature is discussed in following sections. The overall power
consumption is computed with state-of-the-art components.
4.2.4.1 Low Noise Instrumentation Amplifiers
Biopotential Low Noise instrumentation Amplifiers (LNA) that can amplify very low
amplitude biopotential signals are difficult to design because of several challenges. Some
of the challenges are as follows :
 Low voltage and low power design for single coin battery operation
 Low noise design with a noise floor better than 50 nV /
√
Hz for EEG and 50 µV /
√
Hz
for other ExG channels
 High CMRR to reject 50 Hz / 60 Hz from power lines
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 Programmable gain and filter options for EEG, ECG, EOG & EMG that have
different amplitude and frequency characteristics
 Electrode DC Offset (EOV) rejection to avoid saturation of signal path during
amplification
Traditionally, these challenges were overcome by using a high voltage, three amplifier
configuration with precisely matched resistors at input [125]. Recent works have focussed
on chopper-based, current-balancing [126] or capacitive input-based low voltage, low
power architectures [127]. Low power operation in the range of 2 - 8 µW for various EEG
applications have been achieved.
For ECG and EOG applications, the noise floor and the signal amplitudes are an order
of magnitude higher than in EEG applications. Though this can lead to a lower power
consumption, the Total Harmonic Distortion (THD) needs to be considered because of
higher signal amplitudes. For a given THD specification such as 1% distortion, the voltage
supply may have to be increased to make a highly linear transconductor. This works
against low voltage designs. However, other techniques have been used to achieve high
linearity. ECG amplifiers with power consumption in the range of 2 - 10 µW have been
reported with different power supplies [128].
EMG is monitored at a much higher bandwidth than any of the preceding amplifiers and
hence the power requirement is higher compared to the EEG, EOG and ECG amplifiers.
EMG amplifiers using 20-50 µW have been used to process surface EMG signals [129,130].
4.2.4.2 Filters
Bandpass filters are required to effectively select the signal of interest from a wide band
of frequencies that span DC to fs/2. The power consumption for these blocks can vary
between picowatts and nanowatts and is typically 10 - 20% of the power requirements of the
front end amplifier (LNA). This is because the power budget required for noise reduction
is highest for the first stage LNA in the signal chain. However, due to very low frequencies
of biopotentials, the area required to implement these bandpass filters, on a single chip, is
quite high in CMOS processes [131,132].
Notch filters to remove the power line interferers like 50 Hz/60 Hz are critical to the proper
functioning of the signal path. The amplitude of the interferer signal could be about 3 - 4
orders of magnitude higher than the signal being amplified [133,134]. Active notch filters
with a dynamic range of 57 dB have been designed and they consume about 10 µW [135].
4.2.4.3 Analogue to Digital Converter (ADC )
ADCs that digitize slow biopotential signals are usually implemented using the Successive
Approximation Register (SAR) or Sigma Delta (Σ∆) architectures because of their low
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power consumption. These ADCs are sometimes used with a time division multiplexing
(TDM) scheme to sample and digitize several channels at the same time. This provides
further savings in terms of area and power and also negates the problem of intra-channel
mismatches when multiple channels are used.
The ADCs usually have 11 - 12 bits of resolution with a sampling rate of about 1 - 10 kSPS
for ExG applications. The energy consumed ranges from femto joules to few nano joules
per conversion [136–140]. However, if the electrode offset voltages and other artefacts
have to be digitized, 16 - 24 bits of resolution may be required in which case, the power
requirements grow exponentially to achieve the required accuracy. Power consumption in
the order of 0.1 - 1 mW have been reported.
SAR ADCs are usually used up to a resolution of 16 bits beyond which the latency and
area impact to achieve the accuracy becomes unmanageable. Sigma delta (Σ∆) ADCs are
normally used beyond a 16 bit resolution [141,142]. However, the power consumption of
the digital decimator, that follows the modulator, is sometimes higher than the modulator
itself though, certain architectures can lower it [143].
4.2.4.4 Wireless Transmitter (TX)
Wireless communication protocols used for transmitting data can range from low-frequency,
near-field transmission to high-frequency, far-field communication. Other communication
links using optical means are used in niche research applications.
In typical wireless sensor applications, components based on the IEEE 802.15.4 standard
[144] are commercially available. This standard primarily focuses on lowering power
consumption whilst sacrificing performance and reliability objectives. These components
operate at 2.4 GHz and maintain good performance in additive white Gaussian noise
(AWGN) channels with reasonable spectral efficiency.
In such channels, the sensitivity of a receiver, Pmin, is defined to be the minimum signal
power at the antenna that results in the specified error performance,
Pmin = kT ∗W ∗ nf ∗ SNRmin (4.3)
where k is Boltzmann’s constant, T is absolute temperature, W is the communication
bandwidth, nf is the noise factor of the receiver, and SNRmin is the minimum baseband
signal power to noise power ratio at the demodulator. Based on the minimum achievable
receiver sensitivity, the link budget for a wireless system, governed by the Friis’ equation
[145] is given by
PTX = PRX −GTX −GRX + Lfs + FadeMargin (4.4)
where PTX is transmit power required, PRX is receiver sensitivity, GTX and GRX are the
transmit and receive antennae gain and the Lfs and Fade Margin are the propagation
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loss in free space and fading loss respectively. These parameters vary depending on the
transmission distance required.
Near field communication protocol is typically used when the transmission distance
ranges from a few centimetres to a metre and when the data rate is low; such as in
communicating with implanted devices through telemetry [146,147]. For higher data rates
and for distances of 10 - 100 metres, standards like Industrial, Scientific and Medical (ISM),
(MICS), Bluetooth and Ultra Wide Band (UWB) are widely used. These are low-powered,
short-range radio communications that can work within a home environment.
Table 4.1 – Comparison of various wireless standards
Wireless Standard
Frequency
Band
Data Rate Max Range
Max
Current
Nodes Battery Life
Bluetooth 2.4 GHz 1-3 Mbps 20-100 m 35 mA 8 1 year
Bluetooth Low Energy
(BTLE)
2.4 GHz 1 Mbps 100 m 15 mA 8 1 year
ANT 2.4 GHz 1 Mbps 100 m 20 mA 65000 + 1 ˜ 4 years
Wi-Fi 2.4 GHz 10 - 105 Mbps 10 - 100 m 200 mA 32 N/A
ZigBee®
868 MHz
915 MHz
2.5 GHz
250 kbps 1 - 100 m 25 mA 65000 > 3 years
Sensium
862-870 MHz
902-928 MHz
50 kbps 3 m 4.5 mA 8 + 1 > 1 year
20 Kbps
250 Kbps
3 Mbps
11 Mbps
54 Mbps
300 Mbps
480 Mbps
D
A
T
A
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A
T
E
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IEEE
802.11 n
IEEE802.11 a/g
IEEE802.11 b
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Figure 4.8 – Wireless standards for various data rates and ranges of transmission
Table 4.1 shows few of the commonly used protocols for wireless transmission based on
IEEE 802.11 and 802.15 family of standards. Whilst Wi-Fi follows the high data rate
IEEE 802.11 a/b/g/n standard for Wireless LAN applications, Bluetooth, ANT and
ZigBee® adhere to the 802.15.4 standard for low to medium data rate devices for Personal
Area Network (PAN) (Fig. 4.8).
However, in order for any of these wireless protocols to be adopted widely, interoperability
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between the devices is necessary from a healthcare delivery perspective. Whilst Bluetooth
can fit this requirement due to their high availability and wider acceptance, it is thought
to be over-designed for medical devices where low data rate, low power and low range
are the key requirements. Recent enhancements to Bluetooth for these requirements have
resulted in Bluetooth Low Energy (BTLE) protocol but this does not support real-time
streaming mode of data.
Proprietary protocol like the one built in Sensium [148], uses a customised MAC Protocol
to reduce power consumption from sources like idle listening, overhearing and collision.
This protocol is very close to the Zigbee implementation but trades-off data reliability,
communication complexity and time-slotting mechanism for an energy-efficient implement-
ation.
Most of the energy consumed in any of the above wireless devices is proportional to the
on-time duty cycle. Fig.4.9 illustrates the typical current consumption of IEEE 802.15.4
devices. Five different current states can be identified in this diagram.
Initially, the wireless radio device is in SLEEP state, while it waits for data. When the
data is about to be transmitted, the radio moves to a WAKE state and then transfers
data from its memory to the transmit FIFO on the radio. Once enough data has filled
the FIFO, the radio enters a TRANSMIT state, during which data is delivered out of
the radio. The radio then goes into a LISTEN state wherein it listens for the receiver
to acknowledge the packet sent just then. The radio cycles between these states until
all the data in the memory has been transmitted. Then, the radio returns back to the
SLEEP state. It can thus be seen that most of the energy from a battery is expended in
the TRANSMIT / LISTEN state for a typical transceiver.
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TRANSMIT / LISTEN
SHUT DOWN
SLEEP
TIME
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Figure 4.9 – Relative current consumption of an IEEE 802.15.4 wireless device
For ExG signals, the data rate for a single channel 16 bits/sample 256 Hz system is about
4 kbps [Table2.1]. For non-ExG signals, this data rate would be much lower. Thus, for a
typical 16-channel PSG system, the overall data rate can be assumed to be less than or
equal to 64 kbps. This data is transmitted in either a raw form or in a lossless, compressed
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form using several modulation schemes available in the chosen wireless protocol. For
example, 64 kbps of data can be transmitted using MICS or Bluetooth protocols in a home
environment or in a sleep lab facility.
For this data rate, commercial implementations of these transmitter circuits, consume
peak power of more than 50 mW [149] depending on the distance to be transmitted. The
same is true for any on-board recording of the sleep data on a memory card [150] (Newer
FLASH memories consume much less power than wireless transmission).
Additional channels like video would require higher data rates and hence protocols like
Bluetooth or Wireless LAN (WLAN) might be suited better.
4.2.4.5 Overall power consumption
The overall power consumption can now be estimated from a system block diagram
constructed from OTS components. Fig.4.10 shows a 16 channel ExG system and its signal
path. Power calculations for a single differential channel will now be computed.
A low-noise, low-power instrumentation amplifier INA333 from Texas Instruments is used
to amplify the passive high-pass filtered ExG inputs (typically 0.5 Hz). This signal is then
amplified by a factor of 500 to bring it within the dynamic range of a typical 1.5 - 1.8 V
digital system. Anti-alias filtering of 128 Hz is also implemented before passing it to an
MSP430 microcontroller for digitization by the in-built 12 bit ADC operating at 256 Hz.
The MSP430 itself operates at typically 8 MHz from a 3.0 V supply.
After digitization, the 12-bit sampled data is converted to 8-bit byte data. Each second
produces 256 bytes that are then transferred on to a 2.4 GHz RF transceiver, CC2500.
Since the FIFO of this transceiver has a limitation of 64 bytes, the 256 bytes are split into
four 64 bytes packet and relayed serially as a payload with an 8-bit sequence number and
other protocol related bytes to detect packet loss. The CC2500 has a minimum data rate of
250 kbps with different modulation schemes. The overall power consumption of the system
can now be computed. The amplifier consumes about 100 µA at 3.0 V for processing the
ExG signals (EEG signals will demand the highest power due to their very low amplitudes
of 1 - 200 µV ). The microcontroller MSP430 works at 8 MHz and processes the signal at
256 SPS using the on-board ADC. The low power mode (LPM0) can be used to idle the
MSP430 during the packet-wise transmission stage.
Since the data is transmitted in packets by the CC2500 and there is a wait time to receive
acknowledgement and since the current consumption is different for different states of the
transmitter, the overall power computation can now be calculated in terms of the energy
consumed.
The energy consumed by the MSP430 can now be written as
EMSP = P
(on)
MSPT
(on)
MSP + P
(idle)
MSP T
(idle)
MSP (4.5)
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Figure 4.10 – Simplified block diagram of a 16 Channel ExG system using MSP430 and
CC2500 apart from battery power management (if required)
where P
(on)
MSP and P
(idle)
MSP are power consumed by the MSP430 during the active and idle
states respectively and T
(on)
MSP and T
(idle)
MSP are the time durations during which the MSP is
in active and idle state respectively. Since 256 bytes are transmitted once per second, the
equation above can be re-written as
EMSP = P
(on)
MSPT
(on)
MSP + P
(idle)
MSP (1− T (on)MSP ) (4.6)
Similarly, for the CC2500, the energy consumed can be written based on the states of the
radio.
ECC2500 =
∑
i∈S
P
(i)
CC2500T
(i)
CC2500 (4.7)
where S are the states SLEEP, WAKE-UP, TRANSMIT and LISTEN.
Table 4.2 enumerates the power consumption and time durations of each of the blocks
depending on their states. The total energy consumption for one channel can now be
computed for one second data from the table.
Eone second = 13.33mJ (4.8)
For a 16 channel system, with the ADC sampling multiple channels (TDM) at 256 Hz
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each, the total energy consumed can be written as
Eone second = 16 ∗ 5.57mJ + 7.76mJ (4.9)
where the constant indicates the idle state energy consumption of the MSP and CC2500.
The total energy consumed in 1 second, amounts to about 96.88 mW for the system.
This translates to 32.29 mA of current consumption from a 3 V power supply. If a coin
cell battery like CR2430, with a typical capacity of about 285 mAh, is used for ease
of wearability, the battery will last for 285mAh/32.29mA = 8.8 hours. With derating and
accounting for no deep-discharge conditions, this could be much lower1 0.7∗285mAh/32.29mA
= 6.17 hours.
Table 4.2 – Power and energy consumption for a MSP430 + CC2500 based ExG system
Block Symbol Description
Power (W)
@ 3.0V
Execution
Time (s)
Energy (J)
INA333 E
(on)
AMP Amplifier 300 µ 1 0.30 m
MSP430
E
(on)
MSP430
MSP430 active including
ADC operation
10.5 m 29.3 m 0.31 m
E
(idle)
MSP430
MSP430 idle power mode
(LPM0)
3.3 m 1 - 29.3 m 3.20 m
CC2500a
E
(sleep)
CC2500 SLEEP state 5.0 m
b 1 - 88.05m 4.56 m
E
(wake−up)
CC2500 WAKE-UP state 24.3 m 0.05 m 1.22 µ
E
(wake)
CC2500
WAKE/TRANSFER
state
24.3 m 4.0 m 0.09 m
E
(transmit)
CC2500 TRANSMIT state
c 63.6 m @ 0
dBm
20.0 m 1.27 m
E
(listen)
CC2500 LISTEN state
56.4 m @
sensitivity
limit
64.0 m 3.6 m
aCC2500 has a FIFO limitation of 64 bytes. Only 50 data bytes can be used along with other preamble payload
bworst-case sleep mode consumption
cdata transmitted at 250 kbps using MSK and FEC along with data payload in 5 packets
When compared to equation (4.2), this system consumes more power as it has incorporated
the LISTEN state for every packet transmitted. Nevertheless, in both the cases, it can
be seen that the transmitter consumes significant energy - 63% and 82% respectively. This
basic limitation is brought about the physical laws as highlighted in equations (4.3) and
(4.4).
In the research world, when best-case figure of merits for power consumption of the
individual blocks are used [151], equation (4.2) can be re-computed as
Psystem = 16 ∗ 7.6µW︸ ︷︷ ︸
LNA
+ 16 ∗ 10nW︸ ︷︷ ︸
FILTER
+ 26µW︸ ︷︷ ︸
ADC
+ 196.6µW︸ ︷︷ ︸
TX
(4.10)
∼= 344.36µW
1using Peukert’s formula T = C/In where C is battery capacity, I is discharge current and n is Peukert’s number
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Equation (4.10) shows that the wireless transmitter still uses close to 57% of the energy for
about a range of just 2 metres. Though this system can last much longer on the CR2340
battery, the range is highly limited.
4.3 Discussion
From previous sections, it can be seen that the power consumption and form factor of
the PSG systems are dominated by the communication requirements. In a lab-based
PSG system, the communication unit serves as a wired, high-speed data communication
interface between the patient electronics and the technician’s sleep analyser system. It also
provides power supply translation and isolation required by the patient-side electronics.
Table 4.3 – Specifications of N7000 bedside unit and SD32+ headbox unit
Parameter
Channel N7000 Bedside Unit SD32+ Headbox Unit
Referential Bipolar DC/AUX Referential Bipolar DC
Number of channels 32 8 8 32 8 8
Input range (mV ) ±75 ±350 ±5000 ±8 to ±128 ±8 to ±128 ±5000
Max. sampling rate fs (Hz) 2048 2048 NRa 32768 8192 64
Frequency response (Hz) 0.3 - 400 0 - 400 0 - 80 0.1 - 0.5fs 0.1 - 0.5fs 0 - 16
ADC resolution (bits) 16 16 NR 24 24 12
CMRR at 60 Hz (dB) 70 90 NR > 95 > 100 NR
RMS Noise (0.1 - 100 Hz)
(µV )
1 2 NR 0.5 1 20
Filters b Software Software NA Software Software NA
Power supply (V ) 15 (DC) 15 (DC)
Current consumption (mA) 160 980
Weight (g) 620 2000
aNot Reported
bpower line notch filter
Table 4.3 shows the bedside units of the N7000 system and SD32+ system (also from
Embla) for comparison. It can be seen that the SD32+ system has provisions for a higher
sampling frequency, higher ADC resolution, higher CMRR and a better noise performance
compared to the N7000 system. It can be inferred that achieving better performance
requires more power and this is reflected in the higher power consumed by SD32+. These
systems are not suitable from a portability and wearability perspective because of their
form factor and their high power consumption.
Portable systems are primarily classified by AASM for home sleep testing (Table 2.2) to
increase the screening of a wider population at a lower cost. Type I portable systems
can be used both in a hospital facility and in a home setting as they are capable of
recording all ExG channels along with cardio-respiratory channels. Type I systems like
SOMNOscreen plus PSG and Sapphire have the same functional architecture as the wired
systems like N7000. This has been made possible due to scaling of component technology
and availability of high capacity LiON chemistry batteries.
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Table 4.4 – Specifications of SOMNOscreen and Sapphire
Parameter
Channel SOMNOscreen plus PSG Sapphire PSG
Patient unit ExG Headbox Headbox
Number of channels 18 15 22
Max. sampling rate fs (Hz) 2048 2048 256
ADC resolution (bits) 16 16 16
Battery Power supply (V ) 3.7 3.7 15 (DC)
Battery Type 2 x LiON 4 x AA
Battery Capacity (mAH) 2 x 2550 980
Max. recording time
(hours)
32 / 14a 12
On-board Memory (GB) 2 1
Wireless (GHz) / Distance
(m)
2.4 / 20b 2.4 / 30
Weight (g) 220 210 538
Dimension (L x W x H in
cm)
14 x 8 x 3.6 10.9 x 8.8 x 2.2 19 x 8.1 x 3.6
awithout and with long distance wireless transmission
bdefault wireless distance
POWER 
SUPPLY 
UNIT
ISOLATION
COMMUNICATION 
UNIT
AMPLIFIER
UNIT 
PATIENT 
SENSOR 
UNIT
Portable 
system
Figure 4.11 – Systems components of a Lab-based PSG
Fig.4.11 shows the sub-system components of a complete sleep system. In wired systems,
these components are a system in themselves as they typically are powered by the mains
power supply which call for a high regulation and proper isolation as required by the
medical regulatory authority for patient safety reasons [152]. This increases the form factor
and the power consumption. However, battery-powered portable systems can avoid some
of the requirements like isolation and regulation, and hence decrease their size and power
needs.
However, as in wired PSG systems, portable systems too have a communication unit
that consumes a higher proportion of power than other components. For example, in the
SOMNOscreen system, the maximum possible recording time drops from 32 hours to 14
hours when wireless transmission is enabled. This reduction of more than half is caused
by the need for energy to transmit high speed data for a given distance in wireless bands
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like 900 Mhz and 2.4 GHz.
The wearable systems from IMEC and KAIST (section 4.2.3) have significantly dropped the
power consumed per channel by miniaturising the sensors and building wireless transmitters
nodes onto them. This enhances the patient comfort as there is very minimal usage of
wires and cables. However, by using W-BAN architecture, significant power is wasted on
the wireless transmission. Though the KAIST system overcomes this by using a hybrid
wired and wireless architecture, the power consumption per channel has been reduced only
by decreasing the distance for transmission to a few centimetres. The wireless transmission
to the base station then needs to be performed by a relay node like a mobile device.
4.4 Conclusion
In this chapter, it is seen that the total power consumed by any of the sleep diagnostic
system, whether wearable or otherwise, is dominated by its wireless transmission. In some
systems, more than 90% of the energy is consumed by the transmission when the range is
large.
If a large coin cell of energy capacity 400 mAh is used to power a 16-channel, 96.88 mW
system working from a 3.0V power supply, it could be sufficient for about 12 hours. A 280
mAh battery is just enough for one single sleep study of about 8 hours.
However, in case of full-time ambulatory monitoring that is preferred in sleep disorders
associated with narcolepsy or day time sleepiness or with epilepsy association, this battery
capacity would not be enough. Thus, at the least, an order of magnitude reduction in
power consumption is required to increase the battery lifetime. However, on the other hand,
ambulatory recording on a single individual could lead to a huge amount of diverse data
and would take a long time to score such a sleep study. Thus there is a trade-off between
having too much data and battery lifetime. This need can be fulfilled by automating the
sleep staging process as described in Chapter 3.
The following chapters will now focus on reducing the power consumption whilst also
trying to reduce the amount of data that needs to be analysed. This would help in evolving
a wearable sleep diagnostic system that will enhance patient comfort and solve some of
the healthcare delivery issues for several sleep disorders.
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Chapter 5
Towards Ultra Low Power PSG
5.1 Introduction
Chapter 2 covered the need for a wearable polysomnography system from a clinical
perspective. It was opined by the clinical community that a wearable PSG is desirable as
it can help improve clinical outcomes. In order to make the PSG wearable and acceptable
to the medical community, two key issues need to be dealt with (1) Reduce the form factor
of the system such that patient comfort is increased (2) Reduce the time taken to score a
sleep study so that the healthcare delivery becomes efficient.
In Chapter 4, it was concluded that reduction in power consumption can reduce the form
factor significantly and hence improve wearability. However, it was also concluded that the
time taken to score longer sleep studies, due to excess sleep data, need to be considered
and reduced too. Apart from these two challenges, there are constraints on the materials
that are used as electrodes and sensors for the biopotential recording.
In this chapter, section 5.2 reviews the current wearable technology and its limitations.
The focus is on ExG channels as they are critical to sleep staging and consume the most
power because of higher sampling rates and higher amplification requirements. Section
5.3 explores various data reduction techniques associated with biophysical signals and
their uses in sleep data reduction. Section 5.4 proposes an on-the-sensor data reduction
technique using automated sleep staging algorithm (ASSA) in order to reduce the power
consumption. Though manual and automatic sleep scoring are typically performed off-line
and on the receiver side, it is proposed that reducing sleep data by applying clinically
acceptable automatic sleep staging algorithm on a sensor node, can not only reduce the
burden of scoring but can also lead to a power-efficient, wearable sleep study system.
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5.2 Conventional wearable technology and limitations
This section outlines the technological challenges associated with the development of
wearable systems with the focus on ExG channels. Electrode design, their associated
electronics and the power consumption of the sampled data architecture are covered.
5.2.1 Electrodes
Conventional ExG electrodes used widely in clinical and research settings are made from
gold or silver or from silver with silver chloride coating (Ag/AgCl). These electrodes,
called wet electrodes, are applied on to the skin and scalp with conductive creams such as
colloidon and EC2®1. They form an electrochemical interface called faradaic interface [153],
allowing for biopotentials to be monitored.
The wet electrochemical interface helps in adhesion and in keeping the impedances lower
than 5 kΩ for maximum signal transfer as per IFCN standards [31]. However, the
application of electrodes takes time and is messy for the patient. Moreover, for recordings
of longer duration, the wet gel tends to evaporate and becomes dry. Since this leads to
higher impedances, either the electrodes need to be refilled with gel or have to be replaced.
Figure 5.1 – Different types of EEG sensors (a) Wet sensor (b) Water-based sensor (c)-(g)
dry sensors (h) non-contact sensor. Adapted from [154].
To reduce the cumbersome application procedure and eliminate the need for wet gel,
semi-dry and dry electrodes have been researched and implemented [155]. Dry electrodes
have been built from materials ranging from simple steel discs to complex MEMS based
microfacbricated carbon nanotube structures. Some of the electrodes have even been made
out of rubber and foam material to increase the comfort for the patient.
These dry electrodes typically interface with an active amplifier of very high input imped-
ance (1016 to 1017Ω) and with high Common Mode Rejection Ratio (CMRR) to reject any
common-mode signals like power line interference and motion artefacts. Though these
electrodes have been found to work well with results comparable to wet electrodes, motion
artefacts are not manageable, as the electrodes are now free to move because of the dry
nature of the contact. Moreover, dry electrodes tend to have a higher source noise.
1proprietary electrode cream from GRASS Technologies
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(i) (j) (k)
(l)
Figure 5.2 – Different types of commercial wearable ExG systems (a)-(h) EEG systems [154]
(i) Zio ECG patch (j) Corventis ECG patch (k) IMEC patch (l) Sensium vital signs patch
Apart from the wet and dry electrodes that come in contact with the skin, non-contact
electrodes have been tried that sense the biopotentials capacitively [155]. These can work
through cloth fabric, hair and air without contacting the skin. Though this seems like an
ideal solution, there are problems relating to achieving high impedance at the input of
the corresponding active amplifier and in eliminating noise from the bias network of the
amplifier. Moreover, high impedance nodes act like antennae and are therefore susceptible
to interference and motion-induced artefacts.
Albeit, some of these new generation electrodes have found their way in to commercial
products (Fig. 5.2). Ambulatory EEG systems based on semi-dry and dry electrodes are
found in products like B-Alert® and Sleep Profiler® from Advanced Brain Monitoring,
Mindband® from Neurosky, Enobio® from Starlab and g.Sahara® from g.tec. Holter ECG
systems based on bandage type of electrodes have been used in systems like Zio patch®
from iRhythm, Nuvant® from Corventis and Sensium® from Toumaz.
Though these electrodes have not yet been widely adopted for patient use, they are
expected to evolve and get accepted in the clinical community with time as they increase
patient comfort and help in continuous monitoring.
5.2.2 Electronics
Section 4.2.4 covered the electronic components in a wearable system and their power
consumption. These systems usually use sampled-data architecture (Fig. 5.3). The power
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consumption of such a 16-channel system, with a wireless transmission, can be written as
Psystem = 16 ∗ PLNA + 16 ∗ PFILTER + PADC + PTX (5.1)
It was demonstrated that significant portion of the power is consumed by the transmitter.
Since the transmitter’s power consumption is dependent on the data rate and the range
of transmission, techniques to reduce them are explored. As the range of transmission
depends on the clinical use case, it would not offer much scope for optimisation. Hence,
the subsequent sections explore and discuss data reduction techniques that can help in
reducing power consumption.
inp1
inn1
Electrodes Low Noise VGA Anti Alias Filter Digitizer Storage
Figure 5.3 – A typical 16-channel PSG system architecture. To estimate the power consumed,
it is assumed that all the blocks are using maximum power.
5.3 Data rate reduction techniques
5.3.1 Introduction
Data recorded through an overnight sleep study (polysomnography) is sleep-scored or
sleep-staged by a sleep technologist using the 1968 guidelines of R&K scoring manual [13]
and the more recent AASM guidelines [14]. The scoring is time-intensive as a multi-channel
voluminous data needs to be analysed manually even though computer-assisted automated
analyses exist [156, 157]. The data collection in a typical PSG lab for ExG channels is
illustrated in Fig.5.4.
The low voltage biopotential signals from the sensors/electrodes are amplified, signal-
conditioned and digitised at the bed-side and relayed to the base station either in a wired
or a wireless manner. Storing data on a flash memory is common in a home setting wherein
the hookup is performed by a sleep technologist.
For a sixteen channel ExG configuration, the data rate is about 64 kbps and this corresponds
to about 50.58 mW of power drain if it is implemented with off-the-shelf components
[Section 4.2.4]. The next few sections explore ways to reduce the data rate and thus the
power consumption.
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Figure 5.4 – Conventional ExG data transmission from a subject undergoing sleep study to
an analysis station
5.3.2 Conventional techniques for data rate reduction
Data rate can be reduced by utilising some or all of the following options :
1. Reducing raw data rate by decreasing the number of channels, digital resolution and
sampling rate
2. Using data compression techniques
3. Using on-body and on-sensor processing
5.3.2.1 Reducing raw data rate
Reducing the number of ExG channels can proportionately decrease the raw data rate.
Before the recent update by AASM in 2007, there were a minimum of two channels to
monitor EEG. However, this was increased to six channels as there was a need to offer
redundancy in the EEG channels due to the electrode pop-off problem while recording
PSG data. Moreover, the EEG frequencies have variations in amplitude depending on the
scalp region [Fig.3.2] and therefore, it was necessary to populate different regions of the
scalp with corresponding electrodes. However, researchers have tried to either decrease or
eliminate the EEG electrodes. Given that its primary purpose is to aid in sleep staging,
this is quite a challenging task.
Single channel sleep EEG have been attempted [92,158]. In [92], C4-O2 and Cz-Pz channels
were recorded with 16-bit resolution and at a sampling rate of 200 Hz on fifteen volunteers.
This study also evaluated an automatic sleep staging software by comparing it to the
manual scoring and also by applying it to a publicly available sleep database [94].
Though the recording sites were not as per the AASM recommendations, the study was
able to obtain a good agreement for WAKE/SLEEP staging. However, the agreement
became poorer when other stages were to be scored; due to the absence of other recording
sites and due to variation in the gain and resolution of recordings in the public dataset.
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In [159], two electrodes were placed at Fp1 and Fp2 sites on the forehead for recording from
five volunteers. Automated sleep staging was again used and the agreement with manual
scoring was about 84%. The algorithm again did better with sleep/wake classification
than with other stages. REM detection was poor as it had difficulties in distinguishing
wake from REM and from stage N1.
Sleep staging with EOG channels alone have also been attempted [160]. Use of standard
EOG placement sites allows for recording of frontal EEG, chin EMG and the usual EOG.
However, there is a reduction in the amount of visible spindles, alpha activity and arousals.
Slow wave sleep (δ waves) were easily detected and classified due to its predominantly
frontal activity. The overall specificity and sensitivity for automatic analysis were 72%
and 96% respectively. If this were clinically acceptable, then the data rate could be halved
to 32 kbps. However, much work needs to be done to arrive at that acceptability.
Apart from single channel EEG and EOG based reductions, sleep staging based on the
ECG channel alone has been tried [161–164]. Despite the advantage of deriving respiratory
rate and sleep staging from just the ECG signal, several limitations exist. Apart from
wake/sleep classification, other stages are not easily classified possibly due to substantial
variation of ECG in different sleep stages. There is also an overestimation of total sleep
time and the number of awakenings.
Decreasing the digital resolution and sampling rate is another way to reduce data rate.
In [97], the authors reduced the resolution from 16 bits to 8 bits and down-sampled the
original data from 300 Hz to 50 Hz. The agreement between manual and automatic scoring
was about 72% showing that there is no substantial reduction in accuracy. It also showed
that the dynamic range of signals required to stage sleep is probably much lower than the
conventional standards.
5.3.2.2 Using data compression techniques
Compression of data is primarily attempted to reduce the amount of data that needs to
be stored. A typical overnight recording of a PSG easily generates about a 600-700 MB of
data that is normally fitted on a CD-ROM or DVD. Addition of video channels would
increase this further.
Data can be compressed into either a lossless or lossy form. Lossless compression allows
complete recovery of data at the receiver side whereas lossy compression does not. Lossless
compression is achieved by transforming the signals in temporal or frequency domains to
reduce the entropy of the data and then encoding the data in schemes like Huffman-coding
to minimize transitions [165]. Lossy compression uses the fact that most of the sampled
and quantized biophysical signals have high correlation between adjacent values. In order
to avoid the resultant errors in the transmitted signals, error correction algorithms are
used. These improve the Bit Error Rate (BER) and recover any errors at the receiver side.
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The amount of achievable compression depends on the structure of the signals and on their
criticality. In a sleep study, most of the EEG channels will have redundant data, both
across the channels and within the channels. This can then be effectively compressed to
achieve a low data transmission rate with a certain loss in accuracy. However, if the patient
is known to have epileptic seizures during sleep, it would not be possible to compress any
data as the clinician might want to look at every possible channel and data point. In this
case, lossless compression methods would be preferred.
Data reduction ranging from 10% to 90% are possible based on lossless and lossy compres-
sion. A standard metric for assessing reconstruction is called (PRD) which is a measure of
the errors that occur during reconstruction.
It is defined as
PRD ,
√∑
i(oi − ri)2∑
i(oi)
2
× 100% (5.2)
where oi is the original data point and ri is the reconstructed data point. A PRD of zero
implies that the reconstruction is perfect.
A lower Compression Ratio (CR), defined as the ratio of required data rate to the
uncompressed data rate, is achieved by expending power to implement complex operations
in hardware. Including this power consumption (PCR) and computing for an n-channel
system, equation (5.1) now gets modified to
Psystem = n.PLNA + n.PFILTER + PADC + PCR + CR.PTX (5.3)
A three way trade off amongst compression ratio (CR), (PCR) and (PTX) has been presented
in [166]. If PCR + CR ∗ PTX ≤ PTX then, the total power per channel or the system gets
reduced. In general, attempting to reduce CR will lead to an increase in PCR .
EEG for ambulatory epileptic monitoring have utilised discontinuous schemes [167] or local
feature extraction schemes [127] to minimize the transmitted power. The discontinuous
data reduction scheme focussed on interictal spikes and achieved a data reduction of 50%
with 90% sensitivity apart from achieving an analogue implementation of a Continuous
Wavelet Transform (CWT) that consumed pico watts of power.
The local feature extraction method processed scalp EEG and used support vector machine
(SVM) based classifier to achieve a 92.8% reduction in power and 97.7% reduction in
data rate. Commercial implementation of an implantable seizure detection chip quotes a
sub-µW per channel realisation using customised system level design techniques [168].
Other lossy EEG compression schemes [169,170] based on time domain or frequency domain
or time-frequency domain have resulted in high computational complexity and power
consumption despite achieving good compression ratios. In [170], an image compression
technique based on DWT was used. It achieved a compression of 5:1 for a clinically
acceptable reconstruction target of 7% PRD and even went up to 30:1 for automatic
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seizure detection. It also demonstrated that the compression could be done without
significantly loading a Blackfin® BF537 processor.
ECG compression techniques are similar to those of EEG compression. Apart from the
time-based encoding and frequency-based transform methods [171, 172], feature-based
techniques are also used to look at measures like heart rate variability (HRV), variations in
QRS complexes [173] and other specific cardiac abnormalities during sleep [174]. ECG is
also converted to a 2-dimensional plane and regarded as an image leading to various image
compression algorithms being utilised [175]. Telemedicine deployments usually use this
technique for remote monitoring along with possibly other low power radio standards like
Bluetooth [176]. EMG compression schemes are quite limited [177–179] though extending
the known techniques in EEG and ECG compression should be straight forward.
Apart from these compression methods, other schemes like multi-modal compression and
Compressive Sensing (CS) are being researched. Multi-modal compression involves the
mixing of different signals like video and biophysical signals and compressing them together.
In [180], a global signal consisting of all biophysical signals is collected and inserted into an
image or a video and then compressed using the well-known JPEG2000 standard. Another
method is to add the biophysical signals spatially in the image field with the assumption
that the centre of the image is usually the region of interest and the periphery can be used
for encoding the rest of the signals.
Compressive Sensing (CS) based schemes that rely on sparsity of the signal have been used
successfully in image processing and are now being explored for biophysical signals [181–183].
The complexity of implementing these schemes in hardware is quite high because of the need
for signal knowledge on an a priori basis. However, a recent work [151] implements a generic,
low power hardware architecture that assumes a random basis for signal reconstruction.
A feasibility study applying compressive sensing on PSG data achieved a reconstruction
success rate of 95% with 0.02 as acceptable reconstruction error [184].
5.3.2.3 On-body and on-sensor processing
Wireless Body Area Networks (WBAN) [185] and Body Sensor Networks (BSN) [186]
enable the use of signal processing with local communication protocols right on the body
of the individual and subsequent transmission of the results for evaluation by the physician.
On-body sensor nodes, that are typically power-autonomous and located in different
positions, communicate with each other using different topologies like STAR, TREE and
MESH topologies. Communication protocols such as /Collision Avoidance (CSMA/CA)
and (TDMA) with various security and routing topologies are utilised for an energy efficient
implementation.
In sleep monitoring, the data from various sensors can be aggregated on an on-body core
unit for storage, processing and relaying after the end of the sleep study. In [117], the ExG
sensor nodes use a sampling rate of 200 Hz and utilise a TDMA protocol to communicate
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to a central unit using about 15 mW of power per node. Duty cycling is also used to
reduce power consumption at individual nodes. The central unit requests and aggregates
data from the sensor nodes, performs additional processing and transmits data to PC over
USB. The design worked for about 10 hours on a prismatic lithium battery.
In [118], the concept of a scalable body area network was used to achieve sleep monitoring.
ExG sensor nodes with 25 µW consumption per sensor node communicates with a 75
µW network controller through a wired band using a duty-cycled TDMA protocol called
(CDT) protocol. The overall consumption for one network controller node with 14 sensor
nodes was reported to be about 425 µW which enabled a 36 hour’s of operation from a
small coin battery of 10 mAh. However, the method of communication to the base station
is not reported.
Extracting features directly on the sensor through energy-efficient signal processing and
then transmitting them for classification or after classification has been utilised to enable
real-time monitoring of critical events like epileptic seizures [127, 167, 187] and cardiac
arrhythmias [188–191]. However, this requires a good understanding of the bio-markers
that lead to such events and is often extracted from a large population data. By performing
data processing on the sensor, significant power savings can be accomplished.
For example, in [127], a local feature extraction processor was designed to reduce data
rate by a factor of 43 and power consumption by a factor of 14 with just a 2.1µW increase
in on-sensor digital processing. Support Vector Machine (SVM) based classification was
used at the receiver side to determine an optimal patient-specific decision boundary.
In [192,193], the authors demonstrate a real-time seizure detection algorithm for neonates.
About 55 features are extracted and then classified using SVM. The algorithm was ported
onto a Blackfin® processor and the performance was evaluated. An optimal set of about
44 features was extracted to reduce power consumption of the processor without sacrificing
the accuracy of detection.
In [194], a prototype for sleep monitoring was designed for sleep-wake classification using
commercially available sensors and components. A sensor belt is used to host the sensors
along with a core module to perform signal processing. An actigraphy watch is worn on
the wrist and it communicates wirelessly with the core module. The DSP micro-controller
in the core module was used to compute the FFT for a 20-second window of both the
respiratory and ECG signals. Whilst the DSP consumed about 2.17 mW of power, the
overall consumption was about 18.06 mW for the core module. The actigraphy module
consumed about 10.36 mW.
5.3.2.4 Summary
The data reduction techniques presented thus far can be used separately or in a combination.
The power consumption is seen to vary between 1 - 10 mW. The next section computes
the power consumption for some of the configurations shown in Fig. 5.5.
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Figure 5.5 – Conventional data rate reduction techniques on wireless transmission (a)
Sampled data architecture with no compression (b) Compression added to the sampled data
architecture before transmission (c) Wireless Body Area Network (WBAN) architecture
where each sensor node transmits compressed data wirelessly to a central node (d) On-sensor
architecture that uses signal processing on the sensor node and transmits encoded data to a
central node
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5.3.3 Power consumption with data rate reduction
The overall power consumption of the system can now be represented by a generalised
formula
Psystem = n.PLNA + n.PFILTER +m.PADC
+m.PDSP +m.(PCR + CR.PTX) (5.4)
where PDSP is the power cost of signal processing on the sensor and m is equal to n when
on-sensor processing is used else, is equal to one. PDSP is typically of the order of few
µW [195].
Compression For a 16-channel ExG system, as discussed in Chapter 4, the power
consumption using compression alone with compression ratio of CR = 0.75 and m = 1
would be
Psystem,compression = 16 ∗ 10µW︸ ︷︷ ︸
LNA
+ 16 ∗ 10nW︸ ︷︷ ︸
FILTER
+ 20µW︸ ︷︷ ︸
ADC
+ 10µW︸ ︷︷ ︸
DSP
+ 0.75 ∗ 5mW︸ ︷︷ ︸
compressed TX
(5.5)
= 3.94mW
Here, we have assumed that a longer range (v10 m) of transmission is required thus
incurring higher power consumption of about 5mW in the transmitter (Refer Table 4.2).
WBAN If the same system were to be built with a WBAN architecture consisting of 16
sensor nodes that transmit over a short distance to one central node, which in turn, relays
it to a base station over a longer distance with compression (Fig.5.5(c)), the power can be
estimated to be
Psystem,WBAN = 16 ∗ 10µW︸ ︷︷ ︸
LNA
+ 16 ∗ 10nW︸ ︷︷ ︸
FILTER
+ 16 ∗ 2µW︸ ︷︷ ︸
ADC
+ 16 ∗ (10µW + 12.28µW )︸ ︷︷ ︸
DSP+TX
+ 0.75 ∗ 5mW︸ ︷︷ ︸
compressed TX
= 4.3mW
(5.6)
where the transmitter power between the sensor node and the central node is assumed to
be low due to shorter distances and is calculated with the best-case FOM of 3 nJ/bit [151].
Since this estimate is still high compared to the compressed mode, clustering, aggregating
and compressing sensor data through a wired BAN mechanism [118] could be utilised as
an alternative. With this architecture, the power consumption is estimated to be about
3.94 mW if real-time communication mode is utilised. Though this is impressive and
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comparable to equation (5.5), the inductive coupling of the final stage could become a
reliability issue due to the short distances (in few centimetres) required for communication
to base station or recorder.
Thus, on-sensor processing seems to offer the best scope for power reduction as has been
highlighted in the previous section. However, very little work exists in the sleep monitoring
space.
5.3.4 Summary
Various data reduction techniques have been reviewed in this section. Most of the work
related to ExG have power consumption in the region of few milliwatts. In order to explore
the possibilities of further power reduction, the usage of sleep data on the receiving side is
examined in the following section. Trade-offs and optimisation in the overall architecture
would be possible from this exploration.
5.4 Proposed power reduction method
5.4.1 Introduction
Previous sections reviewed some of the conventional data reduction and automated staging
methods which are used mainly from the perspective of easing the burden of sleep staging.
Since the automated algorithms typically run off-line and on high-end desktop computers,
the computational complexity and cost of computing are not of prime importance. In
fact, the modern-day availability of huge computational power and cheap memory are
well-utilised to collect, store and compute massive amounts of sleep data. The MIT-BIH
database [94] and SIESTA database [196] are examples of such databases.
However, from a clinical perspective, most of the diagnosis is based on few derived measures
like hypnogram, total sleep time, sleep latency and few other indices. Compared to the
rich physiological data that are sampled and stored, these measures are relatively sparse
in nature. Utilising this concept, an optimised system can be implemented that can
be efficient both for the sleep medicine practitioners and for the power efficiency of the
diagnostic system.
This section now proposes a novel architecture to implement an Automated Sleep Staging
Algorithm (ASSA) on the sensors to reduce the overall power consumption.
5.4.2 Proposed architecture for power reduction
On-sensor and on-body processing was found to be one of the power-efficient architectures
in the previous sections. This architecture can now be revisited for further optimisation.
101
Referring to Fig.5.5(d) and Fig.5.6(a), it can be seen that the central node can be used
to aggregate the data from other sensor nodes and automatically stage sleep using an
embedded algorithm. However, the power consumption of this architecture, as shown
in equation (5.6) is about 4.3 mW . This does not decrease the power consumption
significantly.
Power consumption can be reduced by wiring the sensor nodes and the central node
together, as in [118]. However, instead of using the central node to just aggregate and
relay data, it can aggregate all data, perform sleep staging and then relay a hypnogram
to the base station as illustrated in Fig.5.6(b). This effectively reduces the data rate by
a factor of 30 as a hypnogram is a visual aggregation of data points sampled every 30
seconds. Here we assume that the implementation of ASSA consumes an additional 10
µW (Chapter 6 will cover actual computation).
Recomputing the power for this configuration leads to
Psystem,wired = 16 ∗ 10µW︸ ︷︷ ︸
LNA
+ 16 ∗ 10nW︸ ︷︷ ︸
FILTER
+ 16 ∗ 2µW︸ ︷︷ ︸
ADC
+ 17 ∗ 10µW︸ ︷︷ ︸
DSP+ASSA
+
1
30︸︷︷︸
epoch
∗ 0.75 ∗ 5mW︸ ︷︷ ︸
TXR
= 487.16µW
(5.7)
The power consumption is now lower than the WBAN architecture by a factor of 8.8 and
lower than the wired system in [118] by a factor of 8.
It is now seen that the transmitter power no longer dominates the total power consumption.
However, the wired mode can cause inconvenience to the patient and interfere with the
sleeping process. A hybrid approach can thus be utilised to overcome this inconvenience
as in Fig. 5.6(c). This has a mix of wired and wireless modes to trade-off user convenience
and power consumption.
Further reduction in power is possible if signal processing and the related computational load
is attempted much earlier than digitisation. Wavelet based filters, log-domain companders,
integrators and comparators [197–200] are some of the commonly used low power analogue
structures to emulate their equivalent DSP counterparts. However, flexibility of using DSP
is reduced as analogue structures are not as easily programmable as DSP is, especially
when high dynamic range is required.
Fig. 5.6(d) shows one such implementation wherein the ADC follows an Analogue Signal
Processing (ASP) chain. This ADC can be of reduced resolution, sometimes as simple as
a 1-bit comparator, and can thus use very low power for operation [201,202]. Assuming
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Figure 5.6 – Proposed data rate reduction techniques using ASSA (a) On-sensor WBAN
architecture using wireless nodes (b) On-sensor wired architecture interconnected with wires (c)
On-sensor hybrid architecture using both wired and wireless nodes (d) On-sensor architecture
using analogue signal processing and reduced digitization
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that the 16-bit ADC can now be reduced to a 10-bit ADC, the power consumption can be
Psystem,wired = 16 ∗ 10µW︸ ︷︷ ︸
LNA
+ 16 ∗ 10nW︸ ︷︷ ︸
FILTER
+ 16 ∗ 30nW︸ ︷︷ ︸
ADC
+ 17 ∗ 10µW︸ ︷︷ ︸
ASP
+
1
30︸︷︷︸
epoch
∗ 0.75 ∗ 5mW︸ ︷︷ ︸
TXR
= 455.64µW
(5.8)
At this point there is a trade-off amongst the analogue blocks in the front-end of each
of the channels. Given that most of these structures get limited by the thermal noise or
flicker noise considerations, equation (5.8) is the minimum power consumption required to
enable a wearable sleep diagnostic system.
This is an order of magnitude better than in equations (5.5) and (5.6).
5.5 Conclusion
Various techniques to reduce power consumption for a wearable sleep study system were
analysed in this chapter. Conventional data reduction techniques were not found to be
suitable even though the wearability issues of user convenience could be addressed through
wireless modes. A hybrid architecture using both wired and wireless methods was found
to be a good trade-off between user convenience and power consumption.
In order to lower the power consumption further, an automatic sleep staging algorithm
(ASSA) was proposed to enable an on-sensor processing of sleep data. This was found to
reduce the power consumption by almost an order of magnitude.
Next chapter develops the ASSA and verifies it using real sleep data. A Simulink® model,
based on analogue blocks, is then built to verify functionality and performance of the
ASSA algorithm. Furthermore, the power consumption of the ASSA if implemented on
the sensors is computed and design specifications and trade-offs are derived.
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Chapter 6
Development of Ultra Low Power
architecture
6.1 Introduction
Chapters 4 and 5 delved on the need to reduce the power consumption of a sleep diagnostic
system in order to improve its’ wearability. It was identified that most of the power is
consumed by the wireless transmission which is proportional to the data rate of the system.
Techniques to reduce the data rate were discussed and it was found that conventional
architectures using compression and wireless body area networks are still limited by the
power required for wireless transmission. It was then proposed that by embedding an
automatic sleep staging algorithm (ASSA) on the sensors, the data rate can be reduced
thus reducing the overall power consumption.
This chapter now focuses on developing and verifying the Automatic Sleep Staging Al-
gorithm (ASSA) in section 6.2. Performance metrics for the ASSA are then computed and
compared to the expert-scored sleep stages using data from different sleep studies. An ultra
low power architecture based on analogue signal processing is then derived in section 6.3
after examining other digital, sampled-data implementations. The chapter then concludes
by deriving the specifications for the analogue front end (AFE) and more specifically
optimises the power of the LNA that is required for sleep diagnostic applications.
6.2 Development of Automatic Sleep Staging Algorithm
(ASSA)
6.2.1 Introduction
Staging of sleep can be automated in several ways as discussed in Chapter 3. Several
techniques and algorithms were explored for the steps used in automatic staging viz.
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Preprocessing, Segmentation, Feature detection, Classification and Post-processing. It
was seen that most of the algorithms in literature performed as good as the inter-rater
agreement of about 80%.
In this section, an Automatic Sleep Staging Algorithm (ASSA) is developed in order to
reduce the power consumption of the overall sleep diagnostic system and to reduce the
time for analysis of several nights of sleep data. This algorithm is then compared with
expert’s manual scoring to derive the agreement statistics.
6.2.2 Materials and methodology
6.2.2.1 Materials
Sleep data was recorded from 5 normal subjects, all of them male, with ages ranging from
30 to 45 years in an in-hospital sleep study facility. The subjects were prepared for the
sleep studies using the conventional sleep study flow (Appendix A).
Gold cup electrodes with NuPrep gel from Grass technologies® were used to record
EEG, EOG & EMG. Piezoelectric belt and nasal pressure transducer from Pro-tech® for
respiratory monitoring, pulse oximeter from Nellcor® for oxygen saturation and pulse
rate monitoring were used. These transducers were connected to the SD32+ amplifier of
Sandman® Elite system.
EEG was recorded as per the 10 – 20 system at scalp sites C3, C4, F3, F4, O1 and O2
along with mastoid sites A1 and A2 (Fig. 3.6) at a sampling rate of 1024 Hz. The sampling
rate is higher than the conventional rate of 128 Hz or 256 Hz to enable the examination of
the noise floor and to look for any other features pertaining to the micro architecture of
sleep.
The amplifiers had a gain setting of 4882 and a noise specified less than 0.5 µV rms in a
0.1 Hz – 70 Hz bandwidth. The filters in the EEG signal path consisted of a high-pass
cut-off at 0.099 Hz and a low-pass cut-off at 499.71 Hz. These filter settings are not the
typical settings in a PSG system. This was selected to obtain as much data as possible
from DC to fs/2. The signals were then digitised using a 24-bit sigma delta A/D converter
and stored on a desktop PC workstation.
Fig.6.1 shows the signal processing path for a single channel of the SD32+ system.
inp
inn
Electrodes Low Noise VGA Anti Aliasing Filter Digitizer PC Storage
  Passive 
High Pass Filter
HPF : 0.099 Hz GAIN : 4882 LPF : 499.71 Hz ADC : 24 BIT 
SIGMA DELTA
Figure 6.1 – Sandman® SD32+ system signal path used for the data collection
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6.2.2.2 Methodology
The recorded data was manually scored by a trained sleep technologist, as per the AASM
guidelines. The data was down-sampled by a factor of 4 to enable conventional method of
scoring. Sandman Elite viewer software was used for epoch-by-epoch sleep staging . The
recorded data was then converted to text format using the in-built export module of the
software for analyses in MATLAB® environment.
Once the data was transferred to the MATLAB® environment, an automatic sleep staging
module was built by utilising the method of spectral measures followed by decision tree with
thresholds. In chapter 3, it was seen that this approach yielded a good agreement statistic
close to the inter-rater agreement for each of the stages and a good overall agreement for
all the stages.
In order to arrive at the energy content of each of the conventional sleep bands and their
relative energy ratios, the following steps were carried out. The sleep staging is done
primarily using the EEG channels. EMG channel is used to differentiate between REM
and WAKE epochs.
Step I : Compare sleep stages in temporal and frequency domains
1. Consecutive 30-second EEG epochs devoid of artefacts and with various sleep stage
transitions were selected for analysis.
2. Spectrogram of the EEG channels using a 1024 point FFT window yielded power
spectral density (PSD) values over time. This assumed that a 1-second window of
EEG is stationary. For example, the spectrogram for the bipolar EEG channel O2-A1
is obtained by the MATLAB code
spectrogram(ch_o2_a1,1024,0,F)
where ch_02_a1 is the O2-A1 data variable, 1024 denotes the length of FFT , 0 is
the overlap window and F is the vector of frequencies from 0 →fs/2
3. Conventional sleep bands viz. theta, delta, alpha, sigma, beta and gamma (Table
3.1) were plotted on the spectrogram.
4. A visual correlation between temporal and frequency domains were performed to
ascertain the conventional scoring rules.
Fig. 6.2 shows the visual correlation obtained by this method. This was then verified by
referring to the sleep staging guidelines. This was also consistent with the observations
obtained in Chapter 3 (section 3.3).
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Step II : Compute energy ratios in sleep bands across stages Step I obtained
the relationship between time and frequency domains in the form of spectral measures. In
step II, the total energy in an epoch for each of the sleep bands is computed. It is then
plotted on a time scale to obtain the change in the energy content as sleep progressed. This
step also computed ratios of the different bands which would be used as discriminators of
sleep stages in the algorithm.
1. Average power in each sleep band for each of the epochs (30 seconds) was obtained
after computing the periodogram. For example, the periodogram for the bipolar
EEG channel O2-A1 is obtained using the MATLAB code
periodogram(ch_o2_a1,hann(1024),1024,fs)
where ch_02_a1 is the O2-A1 data variable, hann(1024) denotes the length of
FFT with a hanning window, 1024 is the frequency vector and fS is the sampling
frequency. This is followed by
power_delta(i) = sum(P(1:4,i));
power_theta(i) = sum(P(5:7,i));
power_alpha(i) = sum(P(8:12,i));
power_sigma(i) = sum(P(13:16,i));
power_beta(i) = sum(P(17:30,i));
power_gamma(i) = sum(P(31:512,i));
which sums up the average energy in each of the sleep bands. The EMG band power
is also computed similarly.
2. Change in averaged powers for transitions from Wake to N1, N1 to N2, N2 to N3,
N3 to REM and vice-versa were computed.
3. Change in averaged powers within a band for different stages were computed.
4. Ratios of the low frequency bands to the high frequency band viz. δ/γ , θ/γ , α/γ,
β/γ and δ/EMG are computed.
Fig. 6.3 (a) and (b) show the results of this step. Progress of sleep across stages along
with the progress of ratios of the energy content in the sleep bands is shown for about 90
epochs. Fig. 6.3 (c) shows the proportion of contribution of each of the sleep bands in the
total energy for each epoch.
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6.2.3 Observations
Based on the above steps, the following observations were made.
1. The absolute power in the higher frequency bands are very low compared to the lower
bands [Fig.6.2]. This is attributed to the low pass filtering effect of the scalp-skull
interface along with the 1/fα (1.9 < α < 2.2) nature of EEG signals [35]. There
is also about 50% drop in the power in high frequency bands from epoch to epoch
during the sleep onset [Fig. 6.3(c)].
2. Any movement artefacts and/or arousals caused an increase in the absolute powers in
the high frequency band. This is normally detected from EMG channels and is also
scored separately during sleep staging. Saturation in any of the channels amounts to
a DC shift and can increase powers in low frequency bands.
3. The power in δ band for different stages increases from wake (< 10%) to NREM
stage N3 (> 70%) monotonically.
4. The power in θ and β bands increase from wake stage, peak at N2 and then fall by
N3.
5. In α band, the power falls from sleep-onset to N3 stage.
6. In γ band, energy content is highest during wake. It decreases by more than a factor
of two by N1 stage. During REM, all the bands except for δ and γ have almost equal
fractions.
6.2.4 Discussion
Based on the above methods and observations, it is inferred that the information in lower
sleep bands is consistent with the R&K guidelines in time domain and reflects the general
nature of sleep progress as reported in medical literature.
During NREM phase, δ band power increases gradually with sleep progression and peaks
in N3 stages whereas θ , β and γ band powers decrease gradually. However, α power
decreases and reaches a minimum during sleep onset and then increases as sleep progresses.
During REM phase, a reciprocal relationship of band powers to that of NREM is observed.
δ band power decreases whereas other low frequency bands along with high band increases
in proportional power. The transitions seen in the high frequency bands during sleep
onset and arousals or artefacts are important markers for the respective events though,
the events by themselves cannot be differentiated from one another without secondary
information from other channels like EOG and EMG.
It can now be inferred that sleep staging is possible by monitoring the absolute and
relative powers of the EEG bands with some auxiliary information from other channels like
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EMG and EOG. Fig. 6.3(b) shows the power ratios and Fig. 6.3(c) shows the percentage
absolute power variation on an epoch-by-epoch basis respectively. Using this information,
the automated algorithm can be developed.
6.2.5 Automated Sleep Staging Algorithm (ASSA)
The algorithm is now developed in MATLAB® using following pseudo code coupled with a
Simulink® model :
 Filter out 50 Hz power line interference along with its harmonics from amplified data (if it
has not been performed in upstream hardware).
 Compute signal power in different bands based on periodogram approach using a 1024-point
FFT for each 30-second epoch.
 Compute power ratios of each EEG band to that of total power and to that of gamma and
EMG band for each epoch.
 Mark sleep onset whenever there is a drop in absolute power in band and an increase in
ratio in consecutive epochs.
 Mark stages N1,N2 and N3 depending on the power ratios in each of the epochs and the
baseline thresholds.
 Mark stage REM when delta power falls and gamma and EMG power goes below baseline
EMG thresholds.
In order to obtain the thresholds for the power ratios and stage transitions, the relevant
epochs were selected from one-third of the sleep data of all the subjects. Once the
thresholds were obtained, the values were used in the Simulink® model for the rest of
sleep data to generate the sleep stages and score the rest of the sleep study.
The flow chart of the ASSA is now shown in Fig.6.4. After obtaining the discriminators
and the thresholds, they can be digitally coded and organised into an automatic scoring
algorithm (ASSA) implemented on a Finite State Machine (FSM).
Fig. 6.5 shows the complete signal path for the sampled-data architecture with various
digital signal processing blocks. This now replaces the conventional sleep analysis on the
workstation which is normally executed through a CPU-based software.
In order to obtain an optimised architecture from a power perspective, further reduction in
the signal processing was investigated. Since it was observed that the δ band of frequencies
exhibited monotonicity as sleep progressed, it offers the right discriminator to optimise
the quantizer resolution (section 6.3.3) and reduce it to comparators with adaptive or
programmable thresholds.
This concurs well with the discriminators used by most of the automated algorithms that
use thresholds for classification (chapter 3).
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6.2.5.1 Threshold computation
To obtain the thresholds for detection of each of the sleep stage transition, three threshold
settings for delta powers corresponding to stages N1, N2 and N3 and one threshold for
high band power were to be computed. A range of 0.1 to 1.0 was selected with a step-size
of 0.1. For five sets of sleep study data, the number of simulation runs would be 5 ∗ 103
for the delta sleep stage thresholds and 5 ∗ 10 for high frequency threshold. To reduce the
computation time, the three comparators for delta stages were merged into one comparator
and the threshold was varied for each of the simulation runs and a thermometer code
was generated for each epoch. This reduced the simulation time to 5 * 10 for delta stage
thresholds; a 102 reduction.
Fig. 6.6 shows an example of the model using data from channel O2-A1 with δ waves alone
providing the information for discriminators. This is based on the observation (section
6.2.3) that the energy in the δ band increase monotonically as the sleep progresses.
The sleep data is sourced from a file with analogue data in microvolts. This data has
already been processed to eliminate the 50 Hz power line interference. The data is now
processed through a periodogram block which computes the magnitude of energy in the
frequency spectrum 0 to fs/2 where fs is 1024 Hz. Once the energy is computed in the
frequency bins, it is filtered with filter banks in the δ band, high frequency band and the
full band without the DC offset. The energy content is then computed for every epoch
in each of these bands by cumulative summing (integrating) of the energy. Ratios of δ/γ
and γ/High are computed and provided to the threshold comparators. The threshold
comparators generated digital outputs of 1 or 0 based on whether the input ratio is higher
or lower than the set threshold respectively.
The thermometer code for each of the epochs were compiled separately outside the
simulation environment. The weighted sum of the thermometer code indicated the
threshold for that particular epoch. This information was then manually compared with
the expert scored information of sleep study. For example, an epoch would have a threshold
of 0.3 and would correspond to stage N2 in a particular subject. All the selected epochs
were thus identified with specific thresholds and this yielded the number of epochs per
sleep stage for every subject. This is tabulated in Table 6.1.
Fig. 6.7 illustrates the box plot containing the 25% and 75% quartiles, median, maximum
and minimum values along with the weighted average of the thresholds for delta stages
amongst the five subjects. Though this is a limited pilot study, it certainly illustrates a
trend for the increase in delta power as sleep progresses. This is consistent with the well
known conventional sleep scoring rules and also with the frequency domain derivations.
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Table 6.1 – Sleep data epochs used for threshold computation
Subject 1
Stage
Thresholds
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 Total
Wake 02 8 19 9 1 1 1 41
NREM 1 1 1 7 3 12
NREM 2 1 7 11 4 23
NREM 3 2 8 21 18 20 3 72
REM 0
Total number of epochs 148
Subject 2
Stage
Thresholds
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 Total
Wake 5 6 4 2 2 1 2 2 1 25
NREM 1 11 21 14 7 4 2 2 1 1 63
NREM 2 5 12 32 37 23 16 7 6 1 139
NREM 3 1 1 3 9 12 14 11 1 52
REM 2 8 18 41 28 6 1 1 1 2 108
Total number of epochs 387
Subject 3
Stage
Thresholds
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 Total
Wake 02 3 2 1 8
NREM 1 1 4 4 10 3 22
NREM 2 1 1 4 32 19 3 60
NREM 3 1 9 21 8 14 39 3 95
REM 2 12 11 2 1 28
Total number of epochs 213
Subject 4
Stage
Thresholds
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 Total
Wake 00 0
NREM 1 01 1 2 2 6
NREM 2 2 4 10 35 29 10 2 92
NREM 3 1 3 18 30 49 21 1 123
REM 1 1 9 48 24 4 1 1 89
Total number of epochs 310
Subject 5
Stage
Thresholds
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 Total
Wake 2 1 3
NREM 1 2 5 5 1 13
NREM 2 1 4 22 34 14 1 76
NREM 3 1 2 22 50 35 29 26 10 175
REM 2 1 3
Total number of epochs 270
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Table 6.2 – Agreement statistics between ASSA and expert scoring (a) Without EMG
channel (b) With EMG channel
(a) Agreement statistics without EMG channel
MANUAL
ASSA
WAKE NREM 1 NREM 2 NREM 3 REM AR TOTAL Sensitivity %
WAKE 52 9 11 72 72.22
NREM 1 13 75 28 116 64.65
NREM 2 5 36 215 39 295 72.88
NREM 3 24 90 412 526 78.32
REM 66 137 27 230 59.56
AR 10 15 83 108 76.85
TOTAL 146 144 333 451 152 121 1347 kc= 0.65
PPV % 35.61 52.08 64.56 91.35 90.13 68.59 AGREEMENT = 72.3%
(b) Agreement statistics with EMG channel
MANUAL
ASSA
WAKE NREM 1 NREM 2 NREM 3 REM AR TOTAL Sensitivity %
WAKE 52 9 11 72 72.22
NREM 1 13 75 28 116 64.65
NREM 2 5 36 215 39 295 72.88
NREM 3 24 90 412 526 78.32
REM 26 177 27 230 76.96
AR 10 15 83 108 76.85
TOTAL 106 144 333 451 152 121 1347 kc= 0.68
PPV % 49.06 52.08 64.56 91.35 90.13 68.59 AGREEMENT = 75.28%
6.2.6 Performance metrics
The performance of the ASSA algorithm is now tested with rest of the aggregated sleep
data by using average thresholds for each stage from the previous section. Apart
from using the EEG information, EMG is also used to discriminate between the REM and
WAKE stages. As discussed in chapter 3, section 3.5, the agreement statistics along with
sensitivity and PPV are computed as a measure of the performance.
As shown in Table 6.2, the sensitivity for test data, when EEG data alone is used, ranges
from 59% to 78% for different sleep stages. The sensitivity improved when the EMG
channel is used to discriminate between REM and WAKE stages. This is expected as even
conventional staging uses the EMG channel to discriminate between REM and NREM
stages.
The PPV values were lowest for WAKE stage and maximal for N3 stage. These values
can be improved if the number of epochs for WAKE can be increased for the computation
of thresholds. Typically, the recording of sleep data starts once the lights are switched off
and the subject is almost on the verge of sleeping.
The overall agreement reached 75.28% between manual and automated scoring and this is
near the average inter-scorer agreement of about 82% found in other works on automatic
sleep staging [39]. Table 6.3 summarises the relevant works on automatic sleep staging
and compares it to the work in this thesis. Most of these works use spectral measures
followed by threshold based classification for the sleep stages and have a good Cohen’s
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kappa of 0.6 to 0.8 that substantiates that the good agreement is not just by chance.
Whilst [48, 91] have agreements of 79.9% and 89.1% respectively, these were based on
bigger datasets. In [97], the author uses EOG signals to classify the sleep stages. The
overall agreement of 74.1% is closer to the work in this thesis with better agreements in
N1 and N2 sleep stages. This could be because of spatial proximity of EOG channels to
predominance of delta waves in the forehead.
The performance metrics of the ASSA is significantly better than other works as it considers
just the monotonicity of the δ wave sleep and develops the algorithm. This can potentially
reduce the number of filter banks in the signal path and provide leverage for optimisation
of the power consumption.
6.2.7 Limitations of the ASSA algorithm
The ASSA addresses the need to automate the process of sleep staging. It compares well
with the existing algorithms from research literature. Though this algorithm is proposed as
an important component of a low-power implementation, some limitations are highlighted
here.
 Limited database : The database used for the algorithm development was based
on normal healthy subjects (n=5) with a narrow age range (30-45 years). The
number of epochs for staging WAKE was limited and thus affected the study of sleep
onset transitions. The data was generated using a single night’s study and hence
could not be representative of the individual’s sleep architecture. Moreover, this data
was sampled at a higher frequency than conventional montage to find markers of
drowsiness. However, based on the noise floor study and the scalp interface (section
3.7.1.1), this was not used for drowsiness detection. Publicly available sleep databases
like MIT-BIH [93] have been studied and used for initial analysis as illustrated in
chapter 3. However, there are limitations outlined below :
– SLPDB [93] : This database contains about 16 datasets of people with chronic
obstructive sleep apnea syndrome. However, only 5 out of 16 datasets have
EOG, EMG and only single channel EEG is included. This makes it difficult
for conventional sleep staging for normals.
– UCDDB : 25 PSGs are available with two channels of EEG (C3A2, C4A1).
These PSGs are of people with suspected apnoea and not of normals. Though
this can be used for the algorithm development, it may not be representative of
the normal sleep patterns. Moreover, the sampling rate for EEG is just 128 Hz.
– CAPSLPDB [203] : 108 PSG datasets are available of which 16 are normal with
the rest suspected to have central sleep apnoea (CAP). However, the montage
is not typical (example : F2-F4, C4-P4,...). Only C4-A1 is part of the AASM
recommended montage.
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– SLEEP-EDF DB [204] : This database has 8 recordings which are manually
scored according to R & K guidelines based on Fpz-Cz / Pz-Oz EEG instead of
C4-A1 / C3-A2 EEG. Though this can be used for the algorithm development,
it would not be representative of the normal sleep patterns.
 Limited expert scorer : The sleep data used for the algorithm development was
scored by only one sleep technologist due to the resource limitation at the in-hospital
facility. However, it was verified by a sleep physician for correctness. This could
lead to bias in the manual scoring and hence affect the computation of thresholds.
However, the Cohen’s kappa score reveals that there is a low bias.
 Other channels : The focus of this thesis and research has been on ExG channels
and the architecture is tied to this assumption. Hence, any useful information for sleep
staging from other channels like cardio-respiratory, snoring have not been incorporated
in the algorithm. The commonly diagnosed sleep disorder of sleep apnoea (OSA)
can probably not be covered in this system. However, several conventional systems
deal with this and hence can be coupled to any wearable ExG system, such as that
presented in this research work.
 Hardware implementation : Though the Simulink® model can be directly
mapped to any available ultra low power hardware, it has to be implemented
and tested through clinical trials for wider acceptability in the medical community.
Moreover, electrodes that can be used for the long-term recordings, have to be
developed.
 Single filter bank : The ASSA used most of the information from the δ band
as it was monotonic. Though this simplifies the algorithm and calls for a single
filter bank in the model and in hardware, this could miss out information from
micro-architecture events like arousals and spindles which are available in other
bands.
6.2.8 Summary
This section developed an automated sleep staging algorithm (ASSA) and compared it
with some of the conventional algorithms. Most of the reported algorithms detect the
stable sleep stages more effectively than the transitions between stages and they seem
to perform better for healthy subjects than for patients. However, the non-existence of
a single, objective, unifying scoring standard is an obstacle to the automation of sleep
staging. But, sleep medicine is still an active area of research [111, 159, 205–209] and it
would be a while before any unified automated sleep staging can be successful with a wide
variety of disorders.
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The next section illustrates the implementation of this algorithm from a power consumption
perspective. The architectures presented in the previous chapters are revisited in the
context of this algorithm.
6.3 Development of ultra low power architecture
6.3.1 Introduction
Chapter 4 illustrated the power consuming components of a conventional PSG system
and that of the 16-channel ExG system built from off-the-shelf components - the former
consumes at least 2.5 W whereas the latter consumes about 96.88 mW . These systems
showed that the wireless transmission of raw data dominates the power consumption.
Chapter 5 then illustrated the need to reduce the raw data rate and examined various
techniques and architectures. It was proposed that an on-sensor signal processing archi-
tecture could provide the most minimal power consumption. This section now proposes
such an architecture by implementing the ASSA on the sensors. Power consumed by the
ASSA is computed and the basis for this architecture is discussed. An ultra low power
architecture based on analogue signal processing blocks is then examined and found to
have minimal power consumption with some trade-offs.
6.3.2 Power consumption of ASSA implementation on DSP
Implementing the Simulink®model in Fig.6.6, on the sensor, requires digital signal
processing (DSP) hardware. The energy in each band needs to be computed using
a spectral measure magnitude using a Fast Fourier Transform (FFT) operation and
integrated over time (∼30 seconds). Once the energy content in each band has been
calculated, the discriminators can be calculated using division followed by classification
using comparators.
We now examine the power and energy consumption of each of the DSP blocks that can
be used in developing this signal path.
6.3.2.1 FFT processor
Fast Fourier Transform (FFT) is a popular and efficient way for implementing Discrete
Fourier Transform (DFT) [210] that analyses sampled data in the frequency domain.
There are 2 main structures of FFT namely, decimation-in-time (DIT) and decimation-in-
frequency (DIF). These offer computational savings over the normal DFT. This directly
results in energy savings.
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Figure 6.8 – Implementation of ASSA on DSP processing blocks (a) an FFT processor is
used to implement the Simulink model of Fig.6.6 (b) FIR filters constructed with decimation
FFT’s are calculated by using butterfly stages of multiplications, additions and subtractions.
The number of stages is given by O(logrN) where, N is the length of the transform and r
is the radix of the FFT decomposition. Radix-2 FFT is usually used because of the binary
operations that ensue in the hardware. This results in computational cost of N/2 log2N
multiplications and Nlog2N additions.
Table 6.4 – Memory requirements for N-point FFT
Description Size Fixed point Floating point
Input N 16 32
Twiddle factor (real) N/2 16 32
Twiddle factor (imaginary) N/2 16 32
Results (real) N 16 32
Results (imaginary) N 16 32
Intermediate results 2 16 32
2 32 32
Total memory need (bytes) (4N+6) x 2 (4N+4) x 4
Apart from the computational complexity, the FFT computations need twiddle factors to
be stored a priori in memory locations (ROM) along with computational memory (RAM).
Memory is often limited in embedded systems that run on limited battery and space. For
example, in COTS (Commercial Off-The-Shelf) components like MSP430, the memory
is limited to 60 KB for ROM and 16 KB of RAM. Hence, dedicated FFT processors are
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often utilised when memory requirements and computational speeds are high. The total
memory requirements when using a fixed point FFT can be worked out to be (4N + 6)× 2
bytes (Table 6.4).
The computational complexity and memory requirements of Radix-2 FFT are shown
in Table 6.5 for two COTS devices namely, MSP430 microcontroller and C55XX DSP
processor - both from Texas Instruments [211,212]. It can be seen from the table that the
C55XX processor is far more efficient in terms of the energy consumed per FFT operation.
This is made possible by building execution-time optimised hardware running on as low
voltage as possible. However, this generic FFT processor has many more sub-systems that
consume power. Even with minimal operation of systems like PLL and CPU running at
60 MHz, the power consumption is about 16.43 mW.
Table 6.5 – Computational complexity and memory requirements of Radix-2 FFT
FFT
Length
Multiplications Additions
Memory
Needs
(bytes)
MSP430FRXXa C55XXb
Execution
Time (ms)
Energy
(J)
Energy/FFT
(nJ/FFT)
Execution
Time (ms)
Energy
(J)
Energy/FFT
(nJ/FFT)
128 448 896 1036 20.4 0.66 m 5156.25 0.0152 0.028 m 219.2
256 1024 2048 2060 47.0 1.52 m 5937.50 0.0278 0.104 m 407.2
512 2304 4608 4108 106.0 3.43 m 6699.22 0.0623 0.481 m 939.7
1024 5120 10240 8204 NA NA NAc 0.1219 1.880 m 1836.2
aoperating at 8 MHz @ 3.6V with hardware multiplier
boperating at 60 MHz @ 1.05V
cNot supported
In research literature, ultra low voltage (∼ 0.5 V) Radix-2 FFT architecture have been
implemented with far greater energy efficiency (∼ 10 pJ/instruction and 82 nJ for a
256-point FFT) by including accelerators in the architecture along with the CPU and
built-in memory banks [213]. This provides both energy efficiency and flexibility.
In [214], a 63 nJ energy consumption was achieved for a 256-point FFT amounting to
0.25 nJ/FFT. The accelerators were also used for FIR filtering to process EEG using just
19.3 µJ of energy for 512 samples. In [195], a 1 µW per channel was achieved for EEG
processing for seizure detection. This utilised a 32-bit ARM cortex-M3 subsystem with a
256-point FFT accelerator operating at 0.8 V.
The total energy consumption by implementing the FFT-based DSP to accomplish the
ASSA (Fig. 6.8) can now be computed for single channel. Using generic COTS processors
as in Chapter 4 (section 4.2.4) along with the C55XX processor, the energy can be split as
in Table 6.6. Since the C55XX has a 10-bit SAR ADC, the same can be used instead of
the MSP430.
Esingle channel one second = EINA333 + EC55XX + (ECC2500/30)︸ ︷︷ ︸
for one second
(6.1)
∼= 2.76mJ
It can be seen that there is a decrease in the energy from 13.33 mJ to 2.76 mJ even though
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the sampling rate is 4 times higher than the previous COTS implementation. It can also
be seen that this energy is now dominated by the IDLE state of the C55XX processor.
Table 6.6 – Power consumption for a MSP430 + C55XX + CC2500 based single channel
ExG
Block Symbol Description
Power (W)
@ 3.0V
Execution
Time (s)
Energy (J)
INA333 E
(on)
AMP Amplifier 300 µ 1 0.30 m
C55XXa
E
(idle)
C55XX C55XX idle state 2.05 m 1 - 16.502 m 2.02 m
E
(ADC)
C55XX
C55XX ADC conversion @
1024 SPS
3.8 m 16.38 m 62.24 µ
E
(FFT )
C55XX
C55XX calculating
1024-point FFTb
6.6 m 122 µ 805.2 n
CC2500c
E
(sleep)
CC2500 SLEEP state
d 0.05 m 1 - 8.65m 0.05 m
E
(wake−up)
CC2500 WAKE-UP state 24.3 m 0.05 m 1.22 µ
E
(wake)
CC2500
WAKE/TRANSFER
state
24.3 m 4.0 m 0.09 m
E
(transmit)
CC2500 TRANSMIT state
63.6 m @ 0
dBm
4.0 m 0.26 m
E
(listen)
CC2500 LISTEN state
56.4 m @
sensitivity
limit
0.6 m 0.03 m
aPLL operates at 60 MHz, the CPU at 8 MHz and the ADC at 1024 Hz
bIt is assumed that energy consumed by other operations like summation and FSM are negligible compared to FFT
operations
coperates once every 30 seconds
dWAKE-ON-RADIO state enabled that has only 900 nA current dissipation
From research implementations, a 0.25 nJ/FFT - 0.4 nJ/FFT were achieved by moving the
FFT calculations to hardware multipliers and by integrating the memories, MCU, ADC
and power management onto a single chip [195,214] working off 0.5 - 1.0 V. By using such
an implementation, the energy can now be calculated as
Esingle channel one second = EINA333 + EADC+FFT+MEM+MCU + (ECC2500/30)︸ ︷︷ ︸
for one second
(6.2)
∼= 0.73mJ
Equation 6.2 shows that the energy needed for processing has drastically reduced and is
now dominated by the front-end LNA (0.3 mJ). The FFT processing would consume just
256 nJ for a 0.25 nJ/FFT implementation.
For a 16-channel system, the energy can be computed as
E16 channel one second = 16 ∗ EINA333 + 16 ∗ EADC+FFT+MEM+MCU + (ECC2500/30)︸ ︷︷ ︸
for one second
(6.3)
∼= 16 ∗ 0.3mJ + 16 ∗ 256nJ + 0.43mJ
∼= 5.2mJ (6.4)
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Compared to 96.88 mJ in chapter 4, this is about 18.6 times lower. Hence, the sleep system
can work for about two weeks of sleep studies if one were to use the same system as in
Chapter 4.
Since we surmised earlier in Chapter 4 that the wireless transmission requires a minimum
amount of energy that is pre-determined by the distance and bandwidth of transmission,
we now focus in reducing energy used by the front-end signal processing blocks like the
LNA, Filters and ADC.
6.3.2.2 Filter
In previous sub-section, it was shown that a typical COTS FFT processor consumes
significant energy in the IDLE state as the CPU and peripherals are high current consuming
blocks. By implementing the FFT processor on a single-chip along with other peripherals,
the power and energy consumption can be significantly reduced.
Another approach that could be used to implement the on-sensor DSP architecture (Fig.
6.8(b)) is by using filter banks followed by energy summation in the band of interest. This
could eliminate the need for an FFT processor. In [127, 215], the authors implemented
a decimate → filter → energy summation strategy. Using this strategy, the order of the
filters can be reduced.
For the system shown in Fig. 6.6, the decimation of 4 is used to reduce the sampling rate
to 256 Hz. This is equivalent to the conventional sleep montage wherein the sampling
frequency is usually 256 Hz or less. The order of the filter required for a 80 dB stopband
(assuming a 12-bit ADC in the MCU) for the 0.5 to 40 Hz passband is about 1432 using
FIR and 8 using IIR approaches. For the δ sleep band, the order is 1296 and 46 respectively.
FIR filters are usually preferred over the IIR variety because of their inherent stability
and linear phase response.
Using an MSP430 MCU to implement the FIR filter, the clock cycles required to implement
this order of filter is based on following instruction steps (Fig. 6.9) [216] :
 Get input samples and store in memory buffers
 Loop N-1 times:
– Move two input samples from memory to MAC
– Move coefficient from memory to MAC
– Perform MAC operation
 Retrieve output from MAC and store in memory
 Send output sample to output interface or FSM
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Figure 6.9 – Implementation of FIR filter on MSP430F169 [216]
However, even for a 100-tap filter, 730 CPU clock cycles are needed. This would allow a
maximum sampling rate of only 11 kHz with maximum CPU load. Compared to this, for
a δ sleep band filter, the filter order of 1296 will result in a very slow sampling rate. Hence,
it would not be feasible to implement these filters in an MCU despite the decimation in
the front-end. In [127], the authors reduce the order of the filters to about 57 by reducing
the stop band attenuation to 25 dB. A similar trade-off would be required to implement
the ASSA algorithm on DSP.
Table 6.7 shows the summary of all the architectures that have been explored thus far. It
can be seen that significant power reduction has been made possible by moving the sleep
stage decisions to the sensor and transmitting the sleep stage values every 30 seconds.
6.3.3 Power consumption of ASSA implementation on ASP
Chapter 5 (section 5.4) proposed an alternative analogue-based signal processing archi-
tecture to the sampled data system. By delaying digitization [217], the overall power
consumption can be reduced to the basic physical limits. The power consumption of such
an implementation, based on theoretical limits, will now be examined for an Analogue
Front End (AFE) that consists of Low Noise Amplifers (LNA), Filters and ADC.
As the power consumption is dominated by the EEG amplifiers (half the number of ExG
channels, process very low amplitudes (∼ µV ) and use reasonably high sampling rates (≥
256 Hz)), emphasis is placed more on their contribution.
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6.3.3.1 Low Noise Amplifier (LNA)
The minimum power consumed in an amplifier is typically decided by the input referred
noise, vin,rms, requirement apart from the dynamic range. A widely accepted amplifier
figure of merit (FOM) [218] is given by
NEF = vin,rms
√
2ILNA
pi.UT .4kT.BWLNA
(6.5)
where ILNA is the total amplifier current, UT is the thermal voltage (kT/q) and BWLNA
is the bandwidth of the amplifier. This FOM was derived by comparing the input referred
noise of the amplifier to that of the thermal noise of an ideal bipolar transistor.
However, for CMOS amplifiers, the flicker noise is dominant in low frequencies and impacts
applications that has bandwidth of interest in the same region, such as in EEG. Despite
this, the amplifier is considered to be thermal noise limited and equation (6.5) applies. NEF
of about 2 to 4 is commonly found in the literature for low noise amplifiers in biopotential
applications [219,220].
Using equation 6.5, the minimum power required for an amplifier can now be written as
PLNA = VAAILNA (6.6)
≥ VAA (NEF )
2
v2in,rms
.
pi.UT .4kT.BWLNA
2
(6.7)
where VAA is the analogue power supply voltage. The total minimum power can now be
reduced through several design parameters. Whilst a designer has direct control over VAA
and NEF , the rest of the parameters are usually specified by the desired application; in
this case the AASM standards (Chapter 2).
6.3.3.2 Filters
The fundamental power required by the filters, on a per-pole basis, is given by [221]
P = 8kT.f.SNR.
VAA
Vpp
(6.8)
where SNR is the required signal-to-noise ratio and f is the frequency of operation. Vpp is
the peak-to-peak signal voltage available at the output of the filter. In the ideal case of
VAA = Vpp ,
P = 8kT.f.SNR (6.9)
However, this limit is rarely achieved as various other design specifications like high-Q
requirement, parasitics, noise processing and so on, call for increased power requirement.
Despite this, for lower dynamic range implementations, analogue filters are preferred over
digital filters. Bandpass filters, which are normally implemented as a cascade of high pass
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and low pass filters, have been implemented with pW [131] to nW [222] of power for EEG
applications.
Bandpass filters up to an order n = 10 for EEG signals are quite common whereas the
other ExG channels make do with lower orders. The gmC architecture is amenable to low
power consumption as it allows for an efficient implementation of large inductors for low
frequency filters with low area in CMOS technologies. The architecture is also popular
for implementation of low power, continuous wavelet transforms for several biomedical
requirements [200].
6.3.3.3 ADC
The resolution and dynamic range of the ADC is often decided by the digital signal
processing hardware that follows it. The typical FOM for an ADC which consumes a
power of PADC and works at fs is given by
FOM =
PADC
2ENOB.fs
(6.10)
where ENOB is the Effective Number of Bits (ENOB) and is a measure of the effective
resolution of the converter. Current state-of-the-art ADCs have an FOM of about 100
fJ/conversion [223]
The resolution NBIT of the ADC can be decided by designing the total integrated noise
from the signal chain, appearing at the sampler of the ADC input, to be less than the
quantisation noise, qN .
v2int−noise,rms <
q2N
12
(6.11)
qN is given by
qN =
VAA
2NBIT
(6.12)
The power used for the sampler at the ADC can be derived from the usual formula from
DSP domain [224].
Psampler = V
2
AA.CS.fs (6.13)
where CS is the sampling capacitor at the input of the ADC.
Equation 6.11 can now be written in terms of the noise relationship between the amplifier
and the ADC.
A2v.v
2
in,rms <
V 2AA
12 ∗ 22NBIT (6.14)
where Av is the gain of the LNA.
The minimum power for the LNA can now be derived by combining equations 6.7 and
6.14 and replacing v2in,rms term
PLNA = ξT .
(NEF )2.A2v.2
2NBIT .BWLNA
VAA
(6.15)
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where ξT is a function of temperature and is equal to 24pi.kT.UT .
Equation 6.15 shows that the power required by the LNA is indeed directly proportional to
the ADC resolution apart from the other amplifier specific parameters like gain, bandwidth
and noise.
The total minimum power consumption for a single channel AFE can now be worked out
to be
PAFE = ξT .
(NEF )2.A2v.2
2NBIT .BWLNA
VAA︸ ︷︷ ︸
LNA
+ n.8kT.f.SNR.
VAA
Vpp︸ ︷︷ ︸
Filters
+m.V 2AA.CS.fs︸ ︷︷ ︸
Sampler
+ FOM.2NBIT .fs︸ ︷︷ ︸
ADC
(6.16)
where n is the number of poles of the filter and m is the number of samplers.
6.3.3.4 Power optimisation in ASP
Previous subsection derived an expression for the minimum power required to achieve the
given specifications of noise, bandwidth, SNR and sampling frequency. Several trade-offs
are possible in this equation. Some case scenarios to illustrate the trade-offs possible are
explored in this section.
The power consumed by LNA is now plotted as functions of the individual variables NBIT ,
Av and VAA. It is assumed that other parameters NEF and BWLNA are constant as these
are defined by the specifications. From Fig.6.10, it can be seen that the power consumed
increases as the gain required and the resolution of the ADC increases. Significantly, the
power consumption also increases as the supply voltage VAA decreases. However, it is
known that higher gains and dynamic range are made possible by a larger supply voltage.
When the power supply voltages drop, higher gains can be achieved by increasing the
number of stages in the amplifier which then increases the current consumption. The next
chapter covers some of the architectures of the LNAs and highlights the trade-offs required
to achieve a given specification.
Table 6.8 outlines some of the cases as a function of the design parameters. The power
consumed by the filter and the sampler are ignored as they are at least three orders of
magnitude lower than that consumed by the LNA and ADC for a very low dynamic range.
The NEF is assumed to be about 3 which is considered to be the state-of-the-art. And,
the ADC is assumed to have the best-case FOM of 100 fJ/conversion.
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Table 6.8 – Amplifier power optimisation based on sample NBIT , VAA and Av
Case NBIT
a VAA NEF Av BWamp PLNA PADC PAFE
1 16 3.3 3 1000 128 12.16mW 1.67µW 12.16mW
2 16 1.5 3 1000 128 26.77mW 1.67µW 26.77mW
3 12 1.5 3 1000 128 104.57µW 0.10µW 104.67µW
4 8 1.5 3 1000 128 408.48nW 3.28nW 411.76nW
5 8 1 3 100 128 6.127nW 3.28nW 9.407nW
aADC resolution. Typically 12 MSB bits is used from a 16-bit ADC
Case 1
A conventional 3.3 V portable system having a 16-bit ADC and with noise specifications
of less than 0.5 µVrms as per IFCN [31] would consume about 12.16 mW . This is similar
to the conventional portable systems as explained in Chapter 4.
Case 2
Reducing the power supply to a single battery scenario and to 1.5 V, but maintaining
other design parameters the same, would actually increase the consumption by more than
double to 26.77 mW . This is not surprising as the current consumption increases to achieve
the same performance to offset for the decrease of the power supply voltage. This is true
for most analogue blocks in contrast to the digital blocks where the power consumed is
proportional to square of the power supply voltage (VDD) .
Case 3
The resolution of the ADC is another important design parameter that can be optimised.
Decreasing the resolution NBIT not only reduces PADC but also PLNA. Though this might
reduce the effective dynamic range and signal swing, it could lead to an optimum trade-off.
For example, typical PSG systems utilise only about 12 MSB bits of a 16-bit ADC. The 4
LSB bits are usually discarded as noise or round-off error during the digital processing.
The power consumption has now drastically reduced to the micro watts range.
Case 4
If the ADC resolution is further decreased, as in [225], whilst maintaining all parameters
as in Case 3, the power consumption can be decreased further as this means that the noise
floor can be higher without impacting the resultant hypnogram.
Case 5
As CMOS approaches deep sub-micron process technologies, it would become imperative
to operate the circuits at lower voltages due to reliability issues [226]. This could mean
that further reduction in VAA is possible. However, it becomes difficult to achieve the same
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gain specifications easily in a single stage of the amplifier. Multiple stages might have to
be used in cascade to achieve the same gain as previous cases. However, it is interesting to
see that the magnitude of power consumption is now similar to those of the filters and
samplers.
From the above cases, it can be seen that there is a possibility to reduce power consumption
further if
 the resolution of the ADC, NBIT , is reduced
 the gain requirement of the amplifier, Av, is reduced
 the power supply, VAA, is reduced
 the noise factor, NEF , that indirectly determines the SNR, is increased
The trade-offs in the above factors need to be made without affecting the outcome of the
ASSA algorithm. To test this, 1 µV steps of white noise source up to 10 µV was injected
in the signal path of the Simulink® model (Fig. 6.11). The signal path in the model
is now made up of analogue signal processing blocks viz. 50 Hz notch filter, bandpass
filters for different sleep bands and energy integrators. After obtaining the proportions
and thresholds using analogue dividers, the stage classifier is implemented using simple
comparators.
The resultant hypnogram was studied using the performance metrics used in section 6.2.5.
Hardly 3-4% deviation in the agreement statistics was observed. The agreement statistics
worsened by more than 5% beyond the noise threshold of 10 µV . This means that there
is scope to specify the AFE for sleep studies alone and optimise it further from a power
perspective. This is similar to the trade-off observed in [127], wherein the authors used a
25 dB dynamic range for EEG filter design instead of a 16-bit dynamic range (∼96 dB)
that is typical. Decreasing the resolution of the ADC has the twin effect of reducing the
energy required to process noise in the front end amplifier and also to be liberal with the
quantisation step in the ADC. It can now be inferred that making the ADC as simple
as a 1-bit comparator can significantly reduce the power needed. This is supported by
the experiment in Simulink® model (Fig. 6.11) that has comparators instead of a higher
resolution ADC.
6.3.4 Proposed ultra low power architecture
In contrast to the architecture illustrated in Fig.6.8, the AFE can now be derived from the
Simulink® model (Fig. 6.11). The model can now be constructed as shown in Fig.6.12.
The sampler and the ADC have been replaced by a rectifier, an integrator and comparator
combination in Fig. 6.12(a) and a squarer, integrator and comparator combination in Fig.
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6.12(b). The latter is used to provide a periodogram analysis while the former is used to
provide an envelope method of analysis.
Unlike in the typical sampled data systems, the energy magnitude is not computed from
power spectra of the Fourier Transforms (DFT/FFT) in frequency domain but by the
Power Amplitude (PA) analysis in the time domain. This is acceptable as the frequency
information is not lost due to the use of bandpass filters before the energy computation.
This also makes it amenable to the analogue processing structures during implementation.
inp
inn
Electrodes LNA Filter bank Comparator
  Passive 
High Pass Filter
Integrator
To TX
Reset Sample
synchronised 
to 
epoch
(.)2
Squarer 
inp
inn
Electrodes LNA Filter bank Comparator
  Passive 
High Pass Filter
Integrator
To TX
Reset Sample
synchronised 
to 
epoch
|.|
Rectifier
(a)
(b)
Figure 6.12 – An Analogue Hybrid Architecture (AHA) consisting of a Low Noise Amplifier,
Filter bank, Energy Integrator and a Comparator to process analogue signals without a
digitizer based on Simulink®model in Fig. 6.11
Depending on the information that needs to be deciphered, the relevant architecture can
be used. Fast frequencies like spindles, arousals and gamma can use the periodogram
analysis whereas slow frequencies like the delta and theta waves could use the envelope
method.
6.3.4.1 Target specifications for the ASP blocks
The architecture proposed in the previous section can now be mapped to the specifications
required for implementation. Based on the AASM standards, the AFE specifications for
the ExG channels are now outlined in Table 6.9. It can be seen that the EEG channels
have challenging requirements in terms of the amplification required and the input referred
noise compared to other signals like EMG and ECG.
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Table 6.9 – AFE specifications desired for ExG channels
Blocks Parameters EEG EOG EMG ECG
LNA
FSR (V ) 1 - 200 µ 1 - 300 µ 1 µ - 5 m 1 - 5 m
BW (Hz) 0.5 - 40 0.1 - 30 10 - 500 0.1 - 200
Noise µVrms ( 0.1 - 100 Hz ) < 0.5 < 0.5 < 1 < 10
Gain (dB) > 40 > 40 > 40 > 40
CMRR (dB)a > 120 > 120 > 120 > 100
DC offset (V ) ±50 m ±50 m ± 300 m
Filter
Bands b δ θ α β γ
HP Cut-off (Hz) 0.5 4 8 13 30 0.1 10 0.05
LP Cut-off (Hz) 4 7 12 30 40 30 500 150
ADC Resolution 12 to 16-bit at 1 kSPSc
aat 50 Hz/60 Hz
bcommonly used frequency bands
cdepends on the dynamic range required, on the power supply voltage and on the gain of the LNA
In previous sections, it was shown that reduction in power consumption is possible by
customising the ExG channel specifications for sleep diagnostics instead of the more generic
standards for each of the channels [31, 227, 228]. Based on this, specifications for the
circuit blocks for the AFE using the analogue hybrid architecture (AHA) (Fig.5.6) has
been derived .
The target specifications for each of these blocks are tabulated in Table 6.10. Conven-
tional specifications from portable systems and state-of-art research are also provided for
comparison. The last three columns pertain to specifications for a sampled-data system,
an analogue system and a non-EEG system respectively.
The analogue system assumes a liberal noise floor as was evident from the earlier discussion
in section 6.3.3.4. The squarer and integrator blocks can be implemented using a multiplier
and a simple filter respectively [229,230]. These do not affect the overall power consumption.
6.4 Conclusion
This chapter developed and verified the performance of an Automated Sleep Staging
Algorithm (ASSA). The ASSA algorithm compared well with other algorithms that
work using spectral measures for feature extraction and decision tree with thresholds for
classification. The overall agreement of 75.28% also compares well with the inter-scorer
agreement.
Another advantage of this algorithm was that it worked by recognising the monotonicity
of the δ band as sleep progressed. This led to a simpler implementation of the filter banks.
This algorithm was then mapped to different architectures and the power consumption of
each of them was computed. It was shown that a sampled data system inherently consumes
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higher power. A large proportion of this power was consumed by the transmitter as was
illustrated in earlier chapters for bigger systems.
Furthermore, the analogue signal processing blocks were used to develop an analogue
hybrid architecture (AHA) as proposed in Chapter 5. By moving the sleep staging and
analysis to the sensors along with the transmit only hypnogram approach, the transmitted
data rate is reduced and this leads to lower power consumption. The residual power
consumption is now dominated by the AFE and more particularly the LNA.
In order to reduce the power consumed by the LNA, target specifications for the AFE is
obtained by trading off the noise floor of the amplifier with the performance of the ASSA
algorithm. Next chapter covers the design and development of an LNA that will eventually
reduce the power consumption of the AFE and hence the overall power consumption of a
sleep diagnostic system.
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Chapter 7
Design and implementation of
CMOS LNA for ULP architecture
7.1 Introduction
Low power and low noise biopotential amplifiers for wearable systems have several design
challenges to overcome. Previous chapter presented the desired specifications for an LNA
that would enable an ultra low power sleep diagnostic system. This chapter covers the
design, implementation and test results of an EEG LNA that meets the target specifications.
As mentioned in earlier chapters, the EEG amplifiers consume significant energy because
of higher sampling rates and higher SNR requirements.
A bandpass continuous-time LNA (CT-LNA) is also designed for other ExG channels.
Together, these two amplifer designs can be combined to make a 16 channel ExG sleep
diagnostic system based on the AHA architecture presented in the previous chapter.
Section 7.2 details the ExG amplifier’s design specifications and their relationship to
the power consumed. Section 7.3 reviews the current state-of-art in research literature.
Sections 7.4 to 7.6 present the transistor-level circuit design based on weak inversion
techniques and its implementation onto a selected CMOS silicon process. Sections 7.7 and
7.10 cover the simulation and test results of the implemented design.
7.2 Design considerations for the EEG LNA
Several design considerations for the LNA are now explained. These are critical to the
architecture selection and design of the CMOS EEG LNA.
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7.2.1 Impedance
A simple circuit equivalent of the wet electrode is shown in Fig.7.1. EOV denotes the
electrode offset voltage that builds up over a period of time due to the half-cell potential [153]
of the skin-electrolyte interface, RS is the resistance of the electrolyte in the order of kΩ,
RE and CE represents a parallel impedance of the electrode-electrolyte interface and are
in the order of kΩ and milliFarads respectively. Whilst the offset voltage EOV can vary
over ±300 mV, the impedances are desired to be less than 5 kΩ.
The amplifier inputs thus need to have a very high input impedance (at least in the order
of MΩ) and should have the ability to block the DC offset. Typically, the inputs are
ac-coupled with a high pass corner around 0.1 Hz to block the DC. However, some research
requires recording of DC or very low frequency signals like infra slow oscillations [101]. In
such cases, DC-coupling needs to be used.
EOV Rs
Electrode / Electrolyte 
interface
Skin / Electrolyte 
interface
RE
CE
Figure 7.1 – Circuit equivalent of a wet electrode
7.2.2 Noise
Wet electrodes exhibit a noise spectrum that can be approximated by 1/fα with 1.5 <
α < 2.0. This noise is thought to originate from the skin-electrolyte interface [109] and
occurs in the EEG bands as shown in Fig.7.2. It is also observed that the EEG signal
itself exhibits a similar spectrum [232] and, as sleep progresses, the power in the delta
band increases to show slow wave activity (SWA). For other signals like ECG, EMG and
EOG, the low frequency noise would not impact the measurements as their bandwidth
and amplitudes are much higher.
The noise floor of the amplifier has to be designed to be less than the electrode noise floor.
This can be achieved by designing the amplifier with a thermal noise floor of about 50
nV/
√
Hz. In the case of CMOS amplifiers, care should be taken to see that the inherent
flicker noise also lies below this noise floor as otherwise the EEG signal would get corrupted.
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Figure 7.2 – Noise spectra of a sample EEG signal and that of a wet electrode
7.2.3 Common Mode Rejection Ratio (CMRR)
Common mode rejection ratio is a measure of the ability of the amplifier to suppress any
common-mode signals like power line interference. It is defined as
CMRR = 20 log10
[
ADM
ACM
]
(7.1)
where ADM and ACM are the differential and common-mode gains of the amplifier respect-
ively.
A wearable two electrode system is shown in Fig.7.3. Since this is a wearable system, the
amplifier and the associated electronics is isolated electrically from the ground and power
supply.
Capacitive coupling is however present due to the body to earth (Cg1) and body to power
supply (Cp1) capacitances [134, 233, 234] and this can cause interfering voltages on the
system. The amplifier too is isolated but has a smaller capacitance (Cg2) to ground and
power supply (Cp2) .
Any displacement current, id, due to the capacitive paths from power line to the body and
the amplifier, has to ultimately flow to the ground through the high impedance paths of
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Z1
Z2
Z
cm1
Z
cm2
Cp1 ~ 2 pF  
Cg1 ~ 300 pF
power line
A
Cg2 ~ 0.3 pF
Cp2 ~ 0.2 pF  id
Bipolar 
EEG electrode
Figure 7.3 – A wearable two electrode system showing a bipolar EEG channel with interfer-
ence from power line
Cg1, Cg2 and Zcm1, Zcm2 . This results in a common mode voltage VCM at the inputs of
the amplifier.
The common-mode voltage VCMp due to the power line Vsupply can be worked out to be
VCMp = Zi
ZCg1ZCp2 − ZCg2ZCp1
ZCp1ZCp2
(
ZCg1 + ZCg2
)︸ ︷︷ ︸
capacitive coupling
Vp (7.2)
For a 50 Hz, 230 V power supply and the typical impedances, this works out to about 100
µV . If the impedances are well-matched, this common-mode signal will be attenuated by
the CMRR of the amplifier. However, mismatches in the input impedances Z1 and Z2 are
quite common due to the wet gel drying up or due to sweat. This mismatch would result
in a potential divider and divide the VCMp voltage.
The overall error at output can now be written as [234]
Vout,error = ADMVCMp
[
1
CMRR
+
Zd
Zi
]
(7.3)
A CMRR of at least 100 dB is desired for this system if the overall error needs to be about
0.1 µV for ADM = 100. This CMRR should also be designed in for other mismatches
like the mismatches at the inputs of the amplifier due to layout mismatch and threshold
voltage mismatch.
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7.3 Architecture selection for EEG LNA
Key design considerations for the ExG LNA have been examined in the previous section.
Various architectures for a low power, low noise and low voltage design will now be
considered.
7.3.1 Review of architectures
The traditional architecture for biopotential instrumentation amplifiers used a 3-OPAMP
configuration [125, 235, 236]. However, it relied on the matching of resistors for a good
CMRR and consumed excess power as the opamps needed to drive low impedance for the
resistive feedback network.
As CMOS technologies became popular, switched-capacitor (SC) techniques were adopted
for processing biopotential signals [237, 238]. This architecture had the advantage of
up-converting the inherent flicker noise problem of CMOS transistors but needed more
power to avoid the noise fold-over due to sampling.
Current feedback topology using CMOS [218,236] offers the advantage of using a ratio of
resistors and avoiding the use of low output impedance thus saving on power. However, the
flicker noise issue and matching of transistors need to be considered for a better CMRR.
This is usually accomplished using chopper modulation techniques [239,240].
Chopper modulation technique, however, DC-couples the input and hence could amplify
the electrode offset (EOV). This is avoided by using high pass filters with corners near 0.1
Hz, before the chopping is performed. Off-chip high pass filters have been used extensively
but increases the component count [127,231]. On-chip passives have been used without
chopping for ECG and EMG applications as the flicker noise can be reduced using input
transistor sizing [231,241].
For EEG applications, on chip capacitors have been used with chopping [242,243]. Though
this approach controlled the flicker noise without increasing the component count, input
impedance was reduced because of the switching action. Two stage chopping architectures
have also been used [129, 220] but they consume lot more power than the single stage
architectures even though the CMRR and noise performances were better.
Most of the above architectures used a higher power supply voltage ranging from 2.8
V to 5.0 V. This would necessitate the use of larger batteries and thus could become
unmanageable from a wearability perspective. Low voltage operation has been attempted
recently [118,127] but they tend to have low CMRR.
Table 7.1 presents a review of these architectures and summarises their performances.
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7.4 Design of Chopper-Stabilised LNA (CS-LNA) for
EEG
The architectures and circuit topologies that can be utilised for implementing a low power
instrumentation amplifier for ExG signals, whilst considering several design constraints,
have been reviewed. The key constraints that are dealt with in this thesis are (a) flicker
noise suppression (b) reduction or elimination of electrode offset voltage (EOV) (c) low
voltage and low power operation and (d) achievement of high CMRR at 50/60 Hz power line
frequencies. These are critical from a wearability and electrical environment perspective.
Achieving high pass corners with off-chip passives [127] or through on-chip passives [241]
consumes area and the latter has the additional problem of large variation in the bias
resistor implemented through a sub-threshold transistor. Though switched-capacitor
techniques have been used [127] to realise a large resistor, the CMRR gets limited by the
mismatch of the capacitors.
In [242, 243], chopper stabilisation has been added to take care of this mismatch by
considering it to be similar to flicker noise. However, this DC-couples the inputs and hence
the EOV gets amplified. A DC servo-loop has been used in [243,248] to cancel the DC
offset. Whilst [248] used a continuous time integrator in a feedback loop to set the high
pass corner and cancel the DC, [243] used a SC integrator with a very large capacitor to
achieve the same.
In order to overcome these issues, a chopper-stabilised, capacitively-coupled amplifier
(CS-LNA) is now designed with a DC servo loop using a very large time constant (VLT)
integrator. The chopping spikes are filtered out by a continuous time low pass filter. Low
voltage and low power requirements necessitates the use of sub-threshold operation of the
CMOS transistors.
The key design considerations are now utilised to arrive at the specifications for the
transistor level implementation.
7.4.1 Noise Spectral Density
Since flicker noise dominates the EEG bandwidth of interest for sleep applications, the
input stage is now designed to address this. For a flicker noise corner of fcorner and a
chopping frequency of fchopper, the input noise spectral density of the amplifier is given
by [240]
SN,in ≈ Sno
(
1 +
17
2pi2
∗ fcorner
fchopper
)
(7.4)
where Sno is the white noise floor of the amplifier and is typically dominated by the input
transistors. If fchopper is chosen to be at least 10 times fcorner , the increase in SN,in is
about 8.6 %.
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7.4.1.1 Amplifier gain
If the amplifier is used in an open loop configuration, it leads to gain errors due to distortion
caused by the limited bandwidth of the amplifier [250]. The open loop gain AOL reduces to
A′OL = AOL
(
1− 4 ∗ τamp
Tchop
)
(7.5)
where τamp is the time constant of the amplifier and Tchop is the chopper time period.
Increasing the bandwidth of the amplifier to lower the gain error, leads to increased power
consumption. Hence, closed-loop configurations are preferred as feedback is a well-known
technique to suppress distortion.
Capacitive feedback is used here to reduce power consumption as it helps in avoiding
the noise that normally comes from resistive feedback [243]. The gain error can now be
optimised by controlling the time constants of the forward and feedback paths. However,
this cannot be minimised beyond a point as the component matching begins to dominate
the gain error.
Figure 7.4 – Chopper-stabilised LNA with DC servo loop and low pass filter
The architecture for the closed-loop amplifier design is shown in Fig.7.4. On-chip capacitors
Cin and Cfb are used in a ratioed manner to get the closed loop gain ACL given by
ACL =
AOL(
1 + AOL
Cfb
Cin
) (7.6)
148
7.4.1.2 Component Mismatch
For a given component mismatch, as provided by the CMOS technology, equation 7.6 can
be re-written as
ACL ≈
Cin
Cfb
1− CinCfb.AOL︸ ︷︷ ︸
relative error
 (7.7)
where the non-ideal gain is captured by the relative error term Cin/Cfb.AOL . This relative
error needs to be lower than the mismatch such that the overall closed loop gain error is
acceptable.
Typical CMOS processes have a 0.1% capacitor mismatch. Using this value in equation
(7.7), the required open loop gain isAOL > 100 dB.
7.4.1.3 Input impedance
The input impedance has to be very high for a high CMRR as per equation 7.3. In the
circuit configuration of Fig. 7.4, the input impedance is given by
Rin =
1
2 ∗ fchopper ∗ Cin (7.8)
This equation shows that the chopper frequency cannot be increased without decreasing
the input impedance and hence affecting CMRR. Essentially, this calls for a trade-off
between an acceptable flicker noise (controlled by the chopper frequency) and CMRR
requirements.
Based on the required closed loop gain, input impedance and the minimum unit size of
the capacitor that has a specific mismatch for a given process technology, Cin and Cfb can
now be chosen.
7.4.1.4 Electrode Offset Voltage (EOV)
The capacitor Chp, along with the switched capacitor (SC) integrator, now fixes the high-
pass corner and acts as part of a DC servo loop to offset the EOV. Based on the maximum
permissible EOV that needs to be processed, Chp can be obtained from a simple capacitive
divider formula that relates to the input EOV.
EOVmax = ±Chp
Cin
∗ VAA
2
(7.9)
Equation (7.9) shows that lowering power supply directly limits the amount of electrode
offset that can be corrected. This is one of the limitations of lowering power supplies for
single battery operation.
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Figure 7.5 – Schematic of a Very Large Time (VLT) constant SC integrator
7.4.1.5 Feedback integrator
A switched-capacitor (SC) integrator required to create a very low high pass corner
needs to have a large time constant of the order of 10’s of seconds. In [251], the author
introduced a parasitic insensitive SC integrator to obtain a very large time (VLT) constant.
Parasitic insensitive SC integrators are required to avoid variable parasitic capacitances
from changing the required time constants. Fig. 7.5 shows an implementation of this
configuration with the sampling capacitors Cs1 and Cs2. Cs2 is a programmable capacitor
to enable different high pass corners.
If fhpf is the required high pass corner for the CS-LNA then,
fhp =
Chp
Cfb
∗ fGBW,int (7.10)
where fGBW,int is the unity-gain bandwidth of the integrator. Implementing this with a
standard SC integrator [243], leads to a huge silicon area expenditure.
Hence, the area efficient method of [251] is used here. The gain bandwidth can now be
obtained from the formula
fGBW,int =
fint
2pi
(
Cs1
Cs2
)2
(7.11)
where fint is the integrator clock and is usually chosen to be twice the chopper frequency.
Combining equations (7.10) and (7.11) leads to
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fhp =
Chp
Cfb
∗ fint
2pi
(
Cs1
Cs2
)2
(7.12)
It can be seen that the quadratic term helps in achieving a lower high pass corner with
minimum area compared to equation (7.10)
7.4.1.6 Low pass continuous-time (CT) filter
The low pass corner for the CS-LNA is implemented by a simple 2nd order low pass filter
CT-LPF shown in Fig.7.6. This filter also helps in filtering out the spikes that are created
by the chopper.
A summary of the derived specifications for the CS-LNA is now tabulated in Table 7.2.
The amplifier can now be designed with the target values shown in the table.
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Figure 7.6 – Schematic of a Continuous Time Low Pass Filter (CT-LPF)
Table 7.2 – Transistor level specifications for the CS-LNA
Parameter Symbol Defining equation Valuea Units
Flicker noise corner fcorner - 100 - 500 Hz
Chopping frequency fchopper fchopper = 10 ∗ fcorner 1 - 5 kHz
GBW of OTA fGBW fGBW = 10 ∗ fchopper 10 - 50 kHz
DC Gain of OTA AOL Eqn.7.7 > 100 dB
Closed loop gain ACL Cin/Cfb 40 dB
Noise spectral density SN,in Eqn.7.4 < 50 - 500
b nV/
√
Hz
Input impedance Zin Eqn.7.8 > 50 MΩ
CMRR CMRR Eqn.7.3 > 100 dB
EOV EOVmax Eqn.7.9 ±50 mV
GBW of integrator fGBW,int fGBW,int = 2 ∗ fchopper 2 - 10 kHz
aderived from EEG specifications
bminimum is for IFCN standard. Higher values are possible based on discussion in section 6.3.3.4
151
7.5 Transistor level design of OTA for CS-LNA
Having obtained the specifications for the selected architecture, several topologies for
building the operational amplifier are now explored. The design considerations used for
deriving the specifications are again used to select the transistors and other passives.
7.5.1 Topology selection
Amplifiers with a high power efficiency and good noise processing at low voltages are
required in wearable ExG applications. The simple single stage OTA in [241, 248] is
routinely used for a wide output swing but offers a very low gain especially in low voltage
conditions. It requires a higher voltage supply to achieve a moderate gain with low currents.
Cascode and cascade topologies are then considered for higher gains.
Cascode transistors are usually added to enhance the gain while trading off the output
swing [252] and consuming more power. Cascading transistors, as in a two-stage OTA,
can achieve high DC gain and provide the required swing at a lower voltage. However, it
consumes power at the output stage to drive resistive loads and ensure stability.
Push-pull amplifier topology operate at the output stage [138,253] and have been more
power efficient than the earlier topologies. However, they tend to have distortion problems
if the push and pull transistors are not matched properly.
The folded-cascode topology has been shown to achieve high DC gains with very good
NEF which is almost close to the theoretical limits of physics [220]. In order to achieve
this, the bias currents in different current legs were reduced by impedance scaling, despite
affecting the slew rate and the effective transconductance. Source degeneration of current
source transistors was also carried out to reduce the noise generation caused by large
currents. In [219], further reduction in NEF was possible by using a folded-cascode with a
current splitting technique.
Since capacitive feedback is being utilised in the CS-LNA, a large buffer stage can be
avoided thus saving power without resorting to a push-pull configuration. In order to
achieve the high open loop gain of more than 100 dB in a low voltage condition, two OTAs
in cascade are utilised.
The first OTA is implemented using a folded-cascode topology to provide for a high DC
gain with source degenerated current sources and the second OTA is a miller-compensated
class-A for a rail-to-rail swing. The chopper demodulator is placed before the dominant pole
of the second OTA to ease the design of the output stage [243]. The miller compensation
capacitor also acts to filter out the chopping spikes.
The transistor level schematic of the OTA is shown in Fig.7.7. Transistors M0 to M10 form
the folded-cascode stage, with M9 and M10 split for common-mode feedback functionality
152
co
m
p
en
sa
ti
o
n
co
m
p
en
sa
ti
o
n
vi
n
p
vi
n
n
vo
u
tn
vo
u
tp
M
1
M
2
vb
ia
sp
vb
ia
sp
4
0
0
n
A
4
0
0
n
A
1
0
0
n
A
1
0
0
n
A
5
0
n
A
5
0
n
A
vb
ia
sn
vc
m
fb
vc
m
fb
1
V
1
V
1
V
1
V
M
3
M
4
M
5
M
6
M
7
M
8
M
9
A
M
9
B
1
0
0
K
1
0
0
K
M
1
0
A
M
1
0
B
M
1
1
M
1
2
M
1
3
M
1
4
1
V
M
0
vc
m
fb
1
vc
m
fb
1
c
h
o
p
p
e
r
G
m
1
G
m
2
F
ig
u
re
7
.7
–
S
ch
em
at
ic
of
tw
o
st
ag
e
O
T
A
fo
r
C
S
-L
N
A
.
A
fo
ld
ed
-c
as
co
d
e
1s
t
st
ag
e
is
fo
ll
ow
ed
b
y
a
C
la
ss
-A
st
ag
e
153
due to the fully differential configuration. M11 to M14 form the class-A output stage
with M11 and M12 being the input of another common-mode feedback loop.
7.5.2 Noise minimisation
Since the key consideration in this design is the usage of minimum current for a given noise
specification, the transistor parameters are decided by studying the noise performance of
this configuration. Based on the small-signal model of the folded-cascode, the input-referred
noise, v2in,fc is given by
v2in,fc = 2v
2
n1,2 + 2
(
gm9,10
gm1,2
)2
v2n9,10 + 2
(
gm3,4
gm1,2
)2
v2n3,4 (7.13)
where gmi is the intrinsic transconductance of the MOS transistor. Equation 7.13 can now
be written in terms of the thermal noise and flicker noise components of a typical MOS
transistor.
The thermal noise and flicker noise of a MOS transistor operating in strong inversion are
modelled as
v2n,thermal =
8kT
3gm
(7.14)
v2n,flicker =
KF
WL.Cox.fAF
(7.15)
where W , L , Cox are the transistor parameters and KF ans AF are technology dependent
parameters. KF is different for PMOS and NMOS transistors and are denoted here by
KP and KN respectively. AF is usually equal to 1 for sub-micron processes. (Appendix C
covers the modelling aspects in sub-threshold design).
Using equations (7.14) and (7.15) yields
v2in,fc =
16kT
3
(
1
gm1,2
+
gm9,10
g2m1,2
+
gm3,4
g2m1,2
)
︸ ︷︷ ︸
thermal
+
2KP
Cox.f
(
1
(WL)1,2
+
1
(WL)3,4
(
gm3,4
gm1,2
)2)
︸ ︷︷ ︸
flicker
(7.16)
+
2KN
Cox.f
(
1
(WL)9,10
(
gm9,10
gm1,2
)2)
︸ ︷︷ ︸
flicker
(7.17)
Equation 7.16 shows that gm1,2 need to be maximised and gm3,4 and gm9,10 need to be
minimised for minimum input-referred noise.
The noise from M9 & M10 can be minimised by degenerating their transconductance with
a resistor Rdeg, tied to the source of the transistor to a low impedance point. However,
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this consumes a headroom and hence there needs to be a trade-off between the power
supply and noise reduction. With M9 and M10 as degenerated transistors, their effective
gm,eff can be written as
gm,eff =
gmi
1 + gmiRdeg
(7.18)
Maximising gm1,2 can be accomplished by finding out the maximum possible gm for
minimum current. The MOS gm can be given modelled across all inversion regions by the
EKV model [254] as
gm =
κID
UT
2
1 +
√
1 + 4.IC
(7.19)
where κ is the subthreshold slope factor of approximately 0.7, UT is the thermal voltage of
26 mV at 300K temperature, ID is the drain current of the given transistor andIC is the
inversion coefficient and is defined as
IC =
ID
IS
=
ID(
2µMCoxU
2
T
κ
W
L
) (7.20)
If IC < 0.1, it indicates weak inversion, 0.1 < IC < 10 moderate inversion and IC > 10
strong inversion. Since gm is inversely proportional to IC, IC needs to be as minimum as
possible for realising maximum gm. This means that the transistors need to work in weak
inversion.
gm can now be written as
gm ≈
κID
UT
(7.21)
The current-noise spectral density (NSD) can now be written as
i2n = 4kT
gm
2κ
+ 4kT
g2m
Cox.WL.f
(7.22)
= 2kT
ID
UT
+ 4kT
g2m
Cox.WL.f
(7.23)
From equations (7.21) and (7.22), the input-referred noise spectral density of an ideal
differential pair in weak inversion is given by
v2ni =
i2n
g2m
= 4kT.
UT
κ2IB
+ 4kT
1
Cox.WL.f
(7.24)
where IB is the bias current in each transistor of the pair.
For an IB = 500 nA, the input-referred NSD is about 42 nV/
√
Hz from thermal noise
alone. The flicker noise now depends on the process parameter Cox and the area of the
MOS transistor which is a design parameter.
For the wet electrodes, the input noise floor for the amplifer needs to be less than 50
nV/
√
Hz (Table 7.2). The above result shows that this requires a minimum IB of 400 -
500 nA in the input differential pair, assuming that other noise sources in the circuit is
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well below this. The circuit in Fig.7.7 partitions the currents as per this requirement. The
input stages use 400 nA in each branch, the cascode uses 100 nA and the output stages
use 50 nA. The bias and CMFB circuits consume fractions of these currents.
7.5.2.1 Total noise
When this designed OTA is used in the closed-loop configuration along with the DC
servo loop, the summing node of the amplifier now acts as a charge divider because of
the capacitances Cin, Chp, Cfb and Cin,amp where Cin,amp is the input capacitances of the
PMOS transistors M1 and M2.
The total input-referred noise can now be written as a summation of the noise contributors
viz. capacitive divider, input stage transistors, feedback integrator, biasing resistor and
filters.
v2n,CL =
(
Cin + Chp + Cfb + Cin,amp
Cin
)2 4kTgm1,2︸ ︷︷ ︸
input
+
4kTR1
(Cs2/Cfb)2︸ ︷︷ ︸
filter+integrator

+
4kT
Rbias
.
(
1
2piCinfchop
)2
︸ ︷︷ ︸
bias
(7.25)
≈
(
Cin + Chp + Cfb + Cin,amp
Cin
)2(
4kT
gm1,2
)
(7.26)
where Rbias is the bias resistor at the amplifier input and is usually more than 10 GΩ
to avoid current consumption. This is constructed from a MOS transistor operating in
sub-threshold or from high resistivity passives. Equation (7.26) is an approximated version
of equation (7.25) after choosing values such that the input transistors contribute most of
the noise as in the open-loop case.
7.5.3 Mismatch minimisation
Whilst designing the circuits using a given silicon process, variations in the parameters of
the devices occur either due to batch-to-batch process variation or component-to-component
mismatch variation.
Process variation is usually tightly controlled in a silicon foundry for a particular batch
of silicon wafers. However, variations do occur in typical device parameters because
of differences in dopant concentrations, gate oxide growth and photolithography across
batches. Such variations are usually captured in the BSIM Spice model files that can
be used during simulation. Design methods to overcome these process variations have
evolved viz. by using current mode circuits, feedback mechanisms and other compensation
techniques.
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Mismatch variation accounts for the variations between devices in close proximity on a
wafer. A standard model to represent the mismatch caused in a parameter is given by
Pelgrom model [255]. For a given parameter P measured on two transistors, the standard
deviation is
σ(P1 − P2) = Ap√
WL
(7.27)
where Ap is a constant and is typically provided by the manufacturer.
For MOS transistors, the threshold voltage (VT ) mismatch and mobility (β) mismatch cause
a direct effect on the drain current. Assuming that the threshold voltage mismatch δVT =
VT01 − VT02 has a standard deviation of σVT and mobility mismatch δβ/β = (β1 − β2)/β
has σβ, the drain current mismatch δID/ID of transistors having same gate-source voltage
is given by:
σID =
√
σ2β +
(
gmg
ID
.σVT
)2
(7.28)
For two transistors biased at same currents and having same source voltages, the gate
voltage mismatch δVG = VG1 − VG2 would have a standard deviation given by:
σVG =
√
σ2VT +
(
ID
gmg
.σβ
)2
(7.29)
The equations assume that the random variables are uncorrelated.
Biasing in weak inversion leads to a high gmg/ID and hence from equations 7.28 and 7.29,
it can be seen that current mismatch in weak inversion is
σID
∼= gmg
ID
.σVT
∼= σVT
nUT
(7.30)
and
σVG
∼= σVT (7.31)
Weak inversion is thus not well-suited for structures like current mirrors that require
current matching. Voltage mismatch in structures like differential pair result in offsets
that are of same order as the standard deviation.
Apart from the mismatches caused by the random variations in the fabrication process,
mismatches could be caused by the layout of the transistors and other devices. These are
called systematic offsets and can be tackled by using good layout practices [256] viz. using
dummy devices to maintain same environment around the devices, maintain same current
direction, using common-centroid layouts for large devices and using metal fill patterns
around critical devices to avoid any charge gradient issues. However, these techniques may
not fully eliminate the residual offsets. This is overcome by using the chopper stabilisation
technique in the design.
However, for a chopper switch that has mismatches in the threshold voltages and the
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dimensions, the quantum of charges will flow differently. There would be a mismatch in
the overlap capacitances which would also contribute to the injected charges.
The residual output offset, due to mismatch in charge injection after chopper action, is
given by [240]
Vresidual−out = AvVinj
2τ
T
(7.32)
where Vinj is the charge injection due to switching action in the chopper switches, τ is
the time constant of the switch and T represents the chopper clock period. For an ideal
low-pass amplifier with bandwidth limited to 2fchopper, the output offset is
Vresidual−out = 4AvVinj
(
2τ
T
)2
(7.33)
Assuming that the Vinj = 2∆q/Cin , τ = RonCin, equation (7.33) can be written as
Vresidual−out = 4Av(2∆q/Cin)
(
2RonCin
T
)2
(7.34)
Carefully selecting the chopper switch sizes requires trading off the residual noise and offset
requirements for a specific design. Typically this is controlled by the chopper frequency
which then impacts the selection of the switch sizes.
7.6 Silicon Implementation
0.18µm Ultra-Low-Leakage (ULL) single poly, 4 metal (1P4M) CMOS process from Global
Foundries was used for design, simulation and implementation of the amplifiers. The entire
test chip was then constructed using these amplifiers and other structures like the ESD,
Pad and I/O rings from the Global Foundries library.
7.6.1 Transistor selection
This fabrication process consists of three flavours of transistors that operate from 1.8 V, 3.3
V and 6.0 V power supplies. All these transistors are embedded in a deep N-well (DNW)
built on a p-substrate. Figs. 7.8 (a) and (b) show the cross-section of the transistors and
their important electrical parameters. It can be seen that though the 1.8 V transistors
can offer better area efficiency and lower threshold voltages, their leakage currents are five
times higher than the 3.3 V transistors. In order to keep the standby power consumption
low, the 3.3 V transistors have been chosen for implementation.
Moreover, the intrinsic gain of the 3.3 V thick-gate transistors are much higher (∼10X)
than the 1.8 V thin-gate transistors (Figs.7.8 (c) and (d)). This is due to the high intrinsic
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output conductance (gds) of the thin-gate transistors making their intrinsic gain (gm/gds)
low.
7.6.1.1 Transistor Biasing and Sizing
Using the minimum criteria for noise, current and saturation voltages as explained in the
previous sections, the transistors can now be sized after finding the EKV model parameters
that are required from the process technology (Appendix C).
Table 7.3 shows the transistor sizes and their corresponding inversion regions. The Lmin
of the transistors are chosen to be greater than the minimum available in the process as
this allows for better output resistance (rds). The mismatch for the differential pairs are
also reduced due to the resultant higher W ∗ L area.
The chopper switches are chosen to be W/L = 2µ/10µ with multiplier M = 2 based on
trade-off of the residual charge injection offset and the input referred noise of the transistor
input stage.
The biasing of the transistors is another critical aspect of the design. As the circuit is
designed to work down to 1 V, the minimum saturation voltage (VDSAT ) of 4 - 6 UT is
used to keep the transistors on the edge of saturation.
7.6.2 Capacitor and resistor selection
The process is a single POLY process and hence does not offer the usual double POLY
capacitors that are common in analogue processes. Since the other capacitors like Cox are
susceptible to parasitics, they are not used in the design. However, Metal-Insulator-Metal
(MIM) capacitors are offered (Fig.7.9) that are of different unit capacitances of 1.0 fF/µm2
or 1.5 fF/µm2 based on the number of metals that are used. Since the top metal is utilised
for power and signal routing, the MIMCAP with 1.0 fF/µm2 is used in this design.
The basic unit size of the capacitors is chosen to be 100 fF based on the mismatch
characteristics provided by the Foundry. The mismatch when using a 100fF is less than
0.1% as desired by the design for the amplifier open loop gain (section 7.4.1.2).
For resistors that are used for degeneration and biasing, a POLY resistor with high sheet
resistance (2KΩ/) is utilised to obtain a very low area on the silicon. Rdeg is chosen to
be about 100 kΩ such that the headroom consumption is not more than about 50 mV.
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(a) (b)
(c)
(d)
Figure 7.8 – ULL process showing (a) cross-section of the transistors (b) electrical parameters
(c) intrinsic gain plots of the 3.3V transistors (d) intrinsic gain plots of the 1.8V transistors
160
7.6.3 VLT SC Integrator
The VLT SC integrator of Fig.7.5 utilises the same OTA as the CS-LNA with chopping
action to eliminate the offset and noise of the integrator from feeding into the inputs
of CS-LNA. The integrating capacitor Cs2 is an array of unit capacitors to provide
programmability for the high pass corner.
The continuous time low pass filter, CT-LPF, is constructed using a miller-compensated
OTA as shown in Fig.7.10. The current consumption is kept to the minimum. The
transistor sizes are provided in Table 7.4(a). The CT-LPF is designed to have a corner
of about 200 Hz to filter out the chopping spikes and to choose the EEG bandwidth of
interest.
The output of the CT-LPF can now be coupled to an external filter bank or ADC as
required by the system-level configuration.
(a) (b)
(c)
MIM CAP TRANSISTORS
DUMMY CAPs POLY RESISTOR
Figure 7.9 – ULL process showing (a) cross-section of MIM cap (b) unit cell of the MIM
cap (c) layout of input stage without routing using matched transistors and capacitors in a
common-centroid layout to minimise mismatches.
161
Table 7.3 – CS-LNA Transistor parameters
(a) Transistor parameters for folded cascode OTA in CS-LNA
Transistor W(µm) / L(µm) gm(µS) ID (nA) gm/ID Inversion
M0 16/10 8.25 800 10.3 M.I.
M1, 2 800/2 11.12 400 27.6 W.I
M3, 4 2/10 1.03 100 10.3 M.I
M5, 6 2/10 1.00 100 9.5 M.I
M7, 8 0.5/10 1.00 100 10.2 M.I
M9A,M10B 0.5/10 1.01 100 10.1 M.I
M9B, 10A 2/10 4.04 400 10.1 M.I
M11, 12 1/10 0.58 50 9.22 M.I
M13, 14 1.5/10 1.00 50 16.2 S.I
(b) Transistor parameters for Class-A stage in CS-LNA
Transistor W(µm) / L(µm) gm(µS) ID (nA) gm/ID Inversion
M0 2/10 0.88 100 9.47 M.I
M1, 2 320/10 1.26 50 26.97 W.I
M3, 4 10/10 0.98 50 20.9 W.I
M5, 6 2/10 1.72 250 6.6 S.I
M7, 8 3/10 3.52 250 13.5 M.I
compensation
vinp
compensation
1V 1V 1V
vbiaspvcmfo
vcmfi
M0
M1 M2
M3 M4
M5 M6
M7 M8
vcmfo
vinn
voutn voutp
50nA 50nA
100nA 100nA
Figure 7.10 – OTA in CT-LPF
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Table 7.4 – Miller OTA Transistor parameters
(a) Transistor parameters for differential miller OTA in CT-LPF
Transistor W(µm) / L(µm) gm(µS) ID (nA) gm/ID Inversion
M0 2/10 0.88 100 9.47 M.I.
M1, 2 320/2 1.26 50 26.97 W.I
M3, 4 10/10 0.98 50 20.9 W.I
M5, 6 2/10 1.72 250 6.6 M.I
M7, 8 3/10 3.52 250 13.5 M.I
(b) Transistor parameters for single-ended, single stage OTA in CT-LNA
Transistor W(µm) / L(µm) gm(µS) ID (nA) gm/ID Inversion
M0 2/10 0.88 100 9.47 M.I
M1, 2 320/10 1.26 50 26.97 W.I
M3, 4 10/10 0.98 50 20.9 W.I
7.7 Simulation results
The CS-LNA OTA and other blocks were simulated using the ca¯dence® IC 6.0 simulation
environment. Analyses pertaining to the AC, noise and transient responses were utilised
to fine tune the design. The design was tuned to work in the PVT corner of Typical, 1.0V
and 25◦C.
7.7.1 Simulation setup
Since the simulation has to be valid in the weak inversion region, the voltage and current
tolerance settings in the spectreRF tool has to be lowered such that the default settings do
not provide the wrong results. It is also critical to have a trade-off amongst the simulation
time, convergence and the lowered tolerance settings.
The Periodic Steady State (PSS) analysis computes the steady state of a circuit in the
time domain of time-varying circuits much similar to the DC operating point computation
in static circuits. It has the convergence criterion as [257]
|∆V |≤ (RELTOL× |V SIG|+V ABSTOL)× STEADY RATIO × LTERATIO (7.35)
where |∆V | is the change in voltage at the nodes of the circuit, RELTOL, V ABSTOL are
the relative and absolute tolerance values of voltage and or current and STEADY RATIO
and LTERATIO are the accuracy settings for iteration tolerances which are derived from
the ERRPRESET setting in the simulator.
Moreover, the noise models provided by the Foundry had to be checked for correctness as
the entire design seeks to compute the noise in the dominant flicker noise band with very
low current operation. As the noise models were found to be inaccurate, the Foundry was
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asked to provide new models with more accurate characterisation. The default values and
the tuned values are shown in table 7.5
Table 7.5 – Simulator and BSIM model settings for SpectreRF analyses
Parameter Default Actual
RELTOL 1e− 3 1e− 7
V ABSTOL 1e− 6 1e− 8
ERRPRESET LIBERAL CONSERV ATIV Ea
NOIMOD 2 6
RELHARMNUM 0 1
athis sets STEADY RATIO to 1e− 5 and LTERATIO to 10.0 which is the highly accurate mode
Simulations pertaining to variability and DC sensitivity could not be performed as the
Foundry had not provided the Monte-Carlo and Variability parameters as part of the
BSIM simulation models. However, the variations in voltage and temperature were tested
with typical process models.
7.7.2 Open Loop Results
The results for open loop configuration are shown in Fig.7.11. A DC gain of more than
100 dB and CMRR of more than 120 dB has been achieved. The spot noise at 1 Hz is
about 1 µV/
√
Hz and 157 nV/
√
Hz at 250 Hz. This is fairly high for the conventional
EEG recording specifications [31] and hence the chopping action needs to be used.
However, as discussed in an earlier chapter, the noise floor for the front end can be as high
as 500 nV/
√
Hz for sleep diagnostic applications. This has the tremendous advantage of
not expending power to lower the noise floor when it is not required.
7.7.3 Closed Loop Results
The OTA is now used in a closed loop configuration as part of the LNA and also as part
of the SC integrator. The results are plotted in Fig.7.12. The chopper action and DC
servo loop action are shown. The programmability of the high pass corner is also shown
by varying the Cs2 integrating capacitor.
The closed-loop gain of 39.8 dB has a noise floor without the chopping action of about
779.8 nV/
√
Hz. When the chopper is used along with the DC servo loop, the noise floor
decreases to 221.7 nV/
√
Hz. The integrated noise is about 1.39 µVrms in the 0.5 - 40 Hz
bandwidth and is about 2.2 µVrms in the 0.5 - 100 Hz bandwidth.
The increase in the noise floor, compared to the open loop case, is due to the inclusion of
other blocks like CT-LPF, SC integrator and the chopper modulator switches. Significant
noise is introduced by the chopper switches as it is in the direct signal path.
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0.3 - 0.654 Hz
(a)
(b)
Figure 7.12 – Closed-loop simulation results of CS-LNA (a) Gain plot when DC servo loop
is on and off (b) Gain plot with high pass filter corner programmability
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(a)
(b)
(c)
Figure 7.13 – Closed-loop simulation results of ExG amplifiers (a) CS-LNA showing the
gain plot and the noise floor with and without chopping action (b) VLT Integrator gain plot
(c) Closed loop gain and noise spectrum plots of CT-LPF
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7.8 Design of Bandpass amplifiers (CT-LNA)
The previous sections presented the design, implementation and simulation results of
the CS-LNA for EEG channels. This section covers the design of micropower bandpass
amplifiers that are required for other ExG channels viz. ECG, EMG and EOG.
Amplifiers for the non-EEG channels are simpler to design as they do not get impacted
by the flicker noise of the input transistors. Their amplitudes and signal bandwidths
are much higher and hence can be designed with very low power. Recent research has
focussed on a generic biopotential recording system that can monitor these channels
[128,129,231,235,245,252,253]. In fact, as stated in Chapter 2, some of these have already
found their way to commercial systems.
In the sleep diagnostic systems, the non-EEG channels can make do with lower sampling
rates and the information content is far more sparse. Hence, in this thesis, simple and
known architectures are followed. Popular structures like [241, 247, 248] can be used to
accomplish the design.
In [248], the authors were able to reduce the size of the bioamplifier by using active low-
frequency suppression scheme. A similar design is used in this thesis. Fig.7.14 shows two
single-ended miller amplifiers in a feedback loop. The capacitor Cint forms the integrator
along with the pseudo-resistor Rint. The pseudo-resistor is formed from PMOS transistors
connected in a back-to-back diode configuration [241]. The equivalent resistor is in the
order of 1012 to 1013 ohms.
The single-ended miller OTA is derived from the previous miller OTA design of CT-LPF,
as it has already been optimised for noise performance. The transistor parameters are
provided in Table 7.4(b). Since the noise floor in this bandpass amplifier can be a bit
higher than that of the EEG channels, the currents are further reduced to range between
100 nA and 400 nA for programming the low pass corner bandwidths. This again involves
design in the weak inversion region and the methodology outlined in the previous section
is followed.
−
+
−
+
Figure 7.14 – Micropower amplifier for continuous time amplification of non-EEG channels.
Adapted from [248]
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(a)
(b)
25n
A
50n
A
75n
A
100n
A
813 Hz
3121 Hz
-3dB line
6 Hz
Figure 7.15 – CT-LNA amplifier simulation results (a) bandpass amplification with band-
width programmability (b) Gain and noise spectrum plot
7.8.1 Simulation results
The closed loop frequency response of the bandpass amplifier for various bias currents
are shown in Fig. 7.15. The noise in the region of interest, 100 Hz - 1 kHz is thermal in
nature and is about 5.668 µV/
√
Hz. Flicker noise does not pose much of a problem in
this bandwidth and hence chopping has not been utilised.
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Table 7.6 – Summary of simulation results of CS-LNA and CT-LNA
Parameter
Chopper Stabilised LNA (CS-LNA) with DC Servo
Continuous time
LNA(CT-LNA)
CT-LPF CS-OTA
SC
Integrator
CT-AMP
Supply (V) 1 1 1 1
Current (A)
300 n 1.1 µ 1.1 µ 50 - 200 n
300 n
1.4 µ
(with bias, CMFB)
1.4 µ
( with bias,
CMFB )
100 - 400 n
( with bias )
DC gain ( AOL ) (dB) > 130 > 130 > 100 > 100
CL Gain ( ACL ) (dB) 0 40 14.96 49.82
Bandwidth ( fBW ) (Hz) 186.4 109.6 0.526 @ 0dB 6 - 813 / 3121
CMRR (dB) 40dB @ 50Hz > 100dB @ 50Hz
> 60dB @
50Hz
> 50dB @ 50Hz
Total Noise ( Vrms)
< 8.0 µ ( without chopper )
< 2.5 µ ( with chopper )
( 0.5 – 100 Hz )
< 50 µ
(5 – 100Hz)
7.9 Summary
A chopper-stabilised, capacitively-coupled 40 dB amplifier (CS-LNA), operating at 1 V
with a current consumption of 1.4 µA, has been designed and simulated using weak
inversion techniques. The amplifier also utilises a DC servo loop which decreases any
electrode voltage offset (EOV) because of the its active high pass action. To save power,
the DC servo loop can be utilised only when the electrode offset is sensed by the back-end
processing blocks like an ADC and a microcontroller. This amplifier caters mainly to the
EEG processing requirements.
A continuous-time, bandpass 50 dB amplifier (CT-LNA) has also been designed to operate
from a 1 V supply with currents varying from 100 nA to 400 nA to process ECG, EOG
and EMG signals. This amplifier uses a pseudo-resistor element to implement a very high
resistance in a very low area. However, this is not very precise. Hence, a mode can be
added wherein a control voltage, vctrl, can modulate and set the resistance.
The performance summary of the amplifiers is given in Table 7.6.
7.10 Measurement results
7.10.1 Introduction
The designs of the previous section were now fabricated as a dual channel implementation.
The 0.18µm Ultra-Low-Leakage (ULL) single poly, 4 metal (1P4M) CMOS process from
Global Foundries was utilised. Additionally, the process had a deep N-Well and high poly
resistor ( 2 kΩ /  ) option which enabled a lower area for implementation. Standard
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PAD and I/O library from the foundry was used for the test chip and no special ESD
structures were built. The die-size is 3.0 mm x 3.0 mm.
Each CS-LNA occupied about 2.45 mm x 0.68 mm of area. The CT-LNA occupied 0.8
mm x 0.27 mm. After fabrication, the bare dice were assembled in a 64-pin QFN package
and tested. A die photograph of the chip is shown in Fig. 7.16. The following sections
discuss the measurements on this chip.
Figure 7.16 – (a) Die photograph of the test chip (b) Chip pinout
7.10.2 Test and Measurement configuration
7.10.2.1 Printed Circuit Board (PCB)
Fig.7.17 shows the general instrumentation used to characterise the manufactured circuits.
A 2-layer PCB was built with the test chip and supporting circuitry. The PCB traces and
the cables used guard rings and triax shielding respectively to guard against any noise
pick-up. Appendix D covers the details of this design.
7.10.2.2 Instrumentation
In order to get a precise sine wave that is similar in characteristics to EEG signals, a high
precision current source (Keithley 6221) was programmed to generate a sine wave current.
A high precision resistor was used to sink these currents to generate voltages in the 1 -
100 µV range. Frequencies ranging from 0.5 Hz to 100 Hz were generated. The test chip
was tested between 1 V and 1.8 V.
Fig. 7.18 illustrates the set-up to measure the flicker noise. In order to avoid power supply
noise and ripple, battery-based power supply was utilised. An electromagnetic shield
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was used to find the effect of power line interference in some of the measurements. A
commercial low-noise amplifier, LMP7731, was used to form a second order low pass filter
with a gain of 93.9 dB and -3dB point at 16.8 Hz. A passive high pass filter with a corner
of 0.072 Hz was used to lower the noise seen by the measuring instrument and to filter out
any DC offsets. The noise values were captured in a Digital Storage Oscilloscope (DSO)
and was post-processed in MATLAB to get the input-referred noise spectrum.
Figure 7.17 – Testing configuration used to measure frequency response, transient response
and noise spectrum. A precision resistor with precision ultra low current sources were used to
generate the required voltages in µV as other standard equipment had only mV resolution
Figure 7.18 – Testing configuration used to measure flicker noise spectrum. A standard low
noise amplifier with noise floor of about 3nV/Hz was used to amplify the flicker noise such
that it can be captured by the DSO for analysis
7.10.3 Results for CS-LNA
7.10.3.1 Frequency response
Fig. 7.19 shows the frequency response of the CS-LNA with and without the operation of
the DC servo loop. The measured results match the simulation results except for a slight
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drop in gain of about 0.3 dB. This can be attributed to the parasitic capacitance at the
input transistors and the chopper transistors acting as a capacitive divider.
Figure 7.19 – Measured frequency response of CS-LNA. Spikes are seen around the power
line 50 Hz frequency and around the 1 KHz chopper frequency. These are residual effects of
limited CMRR and chopper’s charge injection offsets respectively. The 3 KHz spike is a 3rd
harmonic residue of the 1 KHz component.
0
-25
-50
-75
-100
0.0 0.5 1.0 1.5 2.0
Time (s)
m
V
Figure 7.20 – Measured transient response of DC servo loop in the test chip. The DC servo
responds within 0.5 seconds to correct for the EOV
7.10.3.2 Transient response
The DC servo loop was tested with a 46 mV offset voltage and with a setting of 10 pF
in the variable capacitor array (Cs2) of the SC integrator. Fig. 7.20 shows the transient
response to the EOV and the correction that the loop offers. The time for the correction
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is about 0.5 sec which is far less than the usual epoch length in sleep studies of 30 seconds.
Smaller offsets have also been tested that resulted in quicker response times. Offsets larger
than 46 mV showed saturated response and took longer time to recover. A proportional
increase in power supply voltage usually corrected this as the headroom has increased.
7.10.3.3 Real-time spectrum
A real-time spectrum analyser was used to track the response of the CS-LNA to varying
input amplitudes and frequencies in the EEG band. This was done to simulate the response
to real EEG waves. Fig. 7.21 shows a snapshot of a 10 µV output signal at 5 Hz. The
input was adjusted at the current source such that the output is held at this voltage. A
gain of 9.7 dB (in power terms) is observed in the signal.
The spectrum from DC to 4 Hz is limited by the resolution bandwidth of the analyser
which results in the spectral leakage and hence is not a real signal. The average noise
floor at the output, up to 100 Hz, is about -119 dBm/Hz and this translates to 250.89
nV/
√
Hz. This is equivalent to an integrated noise voltage of 2.5 µVrms in the 0.5 - 100
Hz bandwidth, which is less than the design specification of 5 µVrms .
The 50 Hz interference is quite significant at -109 dBm and this is due to the long cabling
from the DUT to the analyser. In a real application, a notch filter would have to be added
to filter this out.
7.10.3.4 Flicker noise spectrum
Flicker noise and the need for chopping it was well established in section 7.4. This is now
tested with the configuration shown in Fig. 7.18. The chopper circuitry was enabled and
disabled to compare the effects of both operations. The inputs of the amplifier are held at
common mode signal to establish the bias voltages. A chopper frequency of 1 kHz was
used.
The flicker noise corner without chopping is about 70 Hz and this is slightly below the
value of 100 Hz observed in the SPICE model during simulation. The average noise floor,
after chopping is enabled, is about 254 nV/
√
Hz. This concurs with the values from
the real-time spectrum measurement in the previous section. However, compared to the
real-time spectrum, the noise floor for frequencies below 1 Hz can be observed down to 0.1
Hz.
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Figure 7.21 – Snapshot of real-time spectrum response of CS-LNA. An output peak for 5Hz
input and 50 Hz interference are seen. Long cabling and mismatches in board resulted in the
50 Hz peak
Figure 7.22 – Measured flicker noise spectrum of CS-LNA. 50Hz peak and high pass cutoff
in measurment setup are seen. The 50 Hz peak is lower after chopping.
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7.10.3.5 CMRR
The CMRR was measured after applying a differential electrode voltage offset at the
inputs. Fig. 7.23 shows the measurement for 50 Hz and 100 Hz common-mode signals. As
expected, the worst-case measured CMRR is 98 dB at 50 mV EOV. The lower CMRR
compared to simulation could be because of mismatches in the internal chip layout and
the PCB tracings.
Figure 7.23 – Measured CMRR of CS-LNA on the test chip. Some power systems generate
100 Hz as a harmonic of the 50 Hz power lines and hence was tested for their impact
7.10.4 Results for CT-LNA
7.10.4.1 Frequency response
The CT-LNA was tested using the configuration of Fig.7.17. The amplifier was tested
with different bias currents to test for bandwidth programmability.
The frequency response in Fig.7.24 shows the gain and bandpass characteristics. The
closed loop gain is about 48.5 dB, 1.32 dB lower than the simulation results. This is
attributed to the lower open-loop gain of the single stage OTA in the CT-LNA.
The low pass cut-off varies between 200 Hz and 2.027 kHz whilst varying the bias currents
between 25 nA and 100 nA. This is significantly different from the simulation results.
However, this was quite expected as the pseudo-resistor is not precisely controlled as it is
operated in the highly non-linear, reverse-biased diode operating region.
7.10.4.2 Noise spectrum
The noise spectrum was evaluated in a manner similar to the one for CS-LNA. The noise
floor is found to be around 5.96 µV/
√
Hz. This is slightly higher than the simulated noise
floor.
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Figure 7.24 – Measured frequency response of CT-LNA for different bias currents. Plots
show that increasing bias current increases the -3dB cutoff frequency of the CT-LNA. This
can be used to vary bandwidths for different ExG channels
7.11 Discussion
The measurements on the amplifiers, CS-LNA and CT-LNA, corroborate the simulation
results. Further testing was done on 10 different samples of the chip to get a statistical
measure of the results. Table 7.7 summarises them. The performance metrics of this
amplifier is compared with other works in literature in Table 7.8.
Table 7.7 – Measured results from 10 samples of the test chip
Parameter CS-LNA with DC Servo CT-LNA
Average σ Average σ
Gain ( ACL ) (dB) 39.6 ±0.3 48.5 ±0.3
High pass corner (Hz) 0.527 ±0.1 2.3 ±0.5
Low pass corner (Hz) 108.0 ±6.9 2.0 k ±0.35 k
CMRR (dB) @ 50 Hz 98 dB ±2.2 46 dB ±1.6
Total input-referred noise
( Vrms)
8.3 µ a
5.24 µ b
(0.5 – 100 Hz)
0.3 µ
0.16 µ
(0.5 – 100 Hz)
51.2 µ
(200 - 1000
Hz)
±2.1 µ
(200 - 1000
Hz)
EOV tolerance ±45 ±7 - -
awithout chopper
bwith chopper enabled
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The CS-LNA works at a much lower voltage than in [126,220,241,243] and the current
consumption is almost comparable. The fully capacitive, two stage architecture and
the weak inversion design techniques used in the CS-LNA, apart from liberal design
specifications suited for sleep applications, have helped in a lower supply operation.
The supply voltage cannot be lowered any further as the saturation voltage of each of
the cascade transistors have been maintained at 6 UT . Compared to [127], the CMRR
has improved whilst also incorporating the ac-coupling external passives onto the chip.
Though this limits the range for EOV rejection due to DC coupling, it reduces the overall
system area for multiple channels of EEG. Moreover, since the EOV in a wearable system
typically occurs over a long period of time, it can be treated more as an electrode drift.
The DC servo loop can hence be used very sparingly to correct this drift. This reduces the
power consumption further.
However, this offset needs to be distinguished from events like electrode pop-up that can
occur during movement. The FSM part of the algorithm can be programmed to detect the
saturation of the channels that are caused by the pop-up and distinguish it from movement
artefacts.
Despite using a chopper at the input as in [243], a higher input impedance has been
achieved by lowering the chopping frequency. Though NEF is higher, it should be noted
that NEF is a metric to compare the thermal noise reduction to that of an ideal bipolar
transistor. Given that the bandwidth of interest is impacted more by flicker noise, this
measure can be disregarded for this application.
Compared to other works, the overall silicon area of the CS-LNA is quite high because of
the embedding of programmable capacitors to vary the high pass filter corner. A single
high pass corner setting can drastically reduce the overall silicon area. The active area is
dominated by the input weak inversion transistors and this is comparable to the published
data of other authors.
The CT-LNA works at a lower voltage than the bandpass amplifiers in [245,246,249] and
consumes the least current whilst trading-off the noise performance. The area is quite
comparable even though the weak inversion transistors have been used. The reduction in
area has been made possible by using the pseudo-resistor element as in [248]. However,
compared to [248], a control mode has been added to vary the resistance of this element.
This can provide variability in the high-pass corner whereas the programmable currents
can vary the low pass corner of the bandpass amplifier. Using this, the entire bandwidth
of the non-EEG, ExG signals can be processed.
7.12 Conclusion
This chapter presented the design and implementation of ultra low power circuits that will
enable a wearable sleep diagnostic system. Low noise, low voltage, low power biopotential
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instrumentation amplifiers, that are critical to the performance of this analogue front end,
have been designed and implemented on a test chip. The results of this chip have been
presented.
In order to cater to two different ranges of specifications, two low-power architectures
were chosen. The CS-LNA used chopping to eliminate flicker noise whereas the CT-LNA
was designed for continuous-time operation. It can be seen that the CS-LNA is suited
to work as a low-noise amplifier for the EEG channel and the CT-LNA can amplify the
ECG, EOG and EMG channels. The rest of the analogue blocks in the proposed AHA
architecture have very little impact on the overall power budget but have a very high
impact on the area consumed due to the low bandwidths needed. Hence they have been
traded off against the number of channels required in a given silicon real estate.
The test chip offers dual channel implementation of CS-LNA and CT-LNA. This can
be configured to process a bipolar EEG channel along with any other non-EEG channel
like EOG/EMG/ECG. Programming options have been kept to the minimum to realise
a fully-analogue implementation from a low power perspective. Multiple chips can be
assembled together along with a low power microcontroller or low power DSP to form the
hybrid architecture (AHA). This will enable a fully wearable PSG system along with the
AHA architecture as discussed in the previous chapter.
The performance of the amplifiers have been compared with existing literature. The NEF
factors for CS-LNA and CT-LNA are 9.7 and 86 respectively. Though these seem to be
on the high side, they suit the requirements of a low power sleep study system. By not
over-designing the system, considerable savings in power can be obtained.
Another advantage has been the ability to operate the circuits from a 1.0 V power supply.
Typical battery circuits for small coin or button cell like Zinc-Air batteries have nominal
operational voltages in the 1.25 - 1.45 V region and discharge quickly when they reach
1.2 V. Hence a 1 V power supply is a reasonable level to operate the circuits while also
maintaining the minimum drain-source voltage for saturation region operation of the MOS
transistor. This would help in operating the entire system on a single battery thus lowering
the form factor and system weight for the user.
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Chapter 8
Sleep diagnostic system design based
on AHA
8.1 Introduction
Chapter 5 proposed an on-sensor architecture (AHA) that could potentially reduce the
power consumption of a sleep diagnostic system consisting of ExG channels. Chapter 6
then presented the development of an automatic sleep scoring algorithm (ASSA) that is
comparable to other works in literature. It was proposed that if this ASSA were to run
on the sensors using analogue signal processing blocks, it could lead to a very low power
implementation.
After computing the power consumption of individual blocks, it was inferred that the
wireless transceiver (TX) and the front-end amplifiers (LNA) need to be optimised to
lower the overall power consumption. The transmitter is now utilised every 30 seconds to
transmit the sleep stage information instead of the raw sampled data. The front end LNA
has been re-designed to work using just few µAs of current by trading off higher noise
floor with a minor loss in the performance metrics of the sleep staging algorithm.
The current chapter now combines all these concepts to arrive at a system level design.
This design is then verified to arrive at the agreement statistics using sleep data that was
used earlier.
8.2 AHA using the CS-LNA
From Chapter 6, the proposed architecture is shown in Fig.8.1. The Simulink®model
built in Chapter 6 (Fig.6.11) that represents Fig.8.1(b) is now modified to include the
model of the CS-LNA. Fig. 8.2 shows the modified model wherein a mathematical model
of the CS-LNA replaces the input source that was provided earlier. Rest of the model
remains unchanged.
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Verification of this model was again carried out using the sleep data as in Chapter 6.
The agreement statistics is now found to be 71%. This verification did not use the
EMG information for the REM stage discrimination and hence could not be close to the
agreement of 75.28 % achieved earlier.
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Figure 8.1 – An Analogue Hybrid Architecture (AHA) consisting of a Low Noise Amplifier,
Filter bank, Energy Integrator and a Comparator to process analogue signals without a
digitizer based on Simulink®model in Fig. 6.11
8.2.1 Power consumption of AHA with CS-LNA
In order to estimate the power consumption of the entire system, it is assumed that the
architecture is implemented using OTS digital signal processing blocks. As illustrated
earlier, equivalent analogue signal processing blocks consume much less energy when the
trade-off is made towards lowering the ADC resolution (section 6.3.3.4).
Using the energy consumption estimates used in section 6.3 for an OTS FFT processor
C55XX with INA333, the energy consumed is written as
Esingle channel one second = EINA333 + EC55XX + (ECC2500/30)︸ ︷︷ ︸
for one second
(8.1)
∼= 2.76mJ
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By replacing the EINA333 amplifier with the CS-LNA, equation (8.1) can be re-written as
Esingle channel one second = ECS−LNA + EC55XX + (ECC2500/30)︸ ︷︷ ︸
for one second
(8.2)
∼= 2.147mJ
This assumes that the CS-LNA and CT-LPF consumes about 1.7 µW of power. If the DC
servo loop is used, an additional 1.4 µW will be consumed.
Equation (8.2) shows that the IDLE state of the CC55XX processor is still dominating
the energy consumption of the single channel implementation.
If one were to use the best-in-class FFT processor in research literature along with the
OTS components, the 16-channel ExG system consumes energy as given by (section 6.3)
E16 channel one second = 16 ∗ EINA333 + 16 ∗ EADC+FFT+MEM+MCU + (ECC2500/30)︸ ︷︷ ︸
for one second
(8.3)
∼= 16 ∗ 0.3mJ + 16 ∗ 256nJ + 0.43mJ
∼= 5.23mJ (8.4)
By replacing the EINA333 amplifier now with the CS-LNA and CT-LPF along with the
DC servo loop, equation (8.3) can be re-written as
E16 channel one second = 16 ∗ ECS−LNA + 16 ∗ EADC+FFT+MEM+MCU + (ECC2500/30)︸ ︷︷ ︸
for one second
(8.5)
∼= 16 ∗ 3.1µJ + 16 ∗ 256nJ + 0.43mJ
∼= 479.6µJ (8.6)
An order of magnitude reduction in the energy consumed is now possible by using the
CS-LNA and other on-chip micro-power blocks. Equation (8.5) is now comparable to
equation (5.8) in section 5.4 which is the minimum achievable for the given specifications.
It can now be concluded that by implementing the entire signal processing on the sensor,
the power consumption for a 16-channel ExG system can be reduced to the limits offered
by the technology for a given specification.
The comparison table 6.7 can now be updated with the AHA architecture implementation
for a single channel EEG. It can be seen that the recording time has increased ten-fold
when compared to the system using an MPS430 and CC2500 combination. This has been
made possible by implementing the AHA using the CS-LNA that has been designed using
weak inversion techniques.
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8.3 Advantages and Limitations
The AHA architecture with the low power LNAs have helped in reducing the power
consumption considerably and have extended the recording time of the sleep diagnostic
system. Since the circuits now work down till 1.0 V, typical zinc-air batteries that are
used in hearing aids [258] can now be used. These have capacities ranging from 100 - 650
mAH, operate around 1.45V and more importantly weigh only in the range 0.3 - 1.85 g.
Lower capacity but cheaper and similar sized watch button cells can also now be used.
This provides significant advantage in terms of wearability and patient comfort factors as
per the need of the clinicians in the survey in Chapter 2. However, some limitations in
this design are outlined below.
8.3.1 Higher noise floor
The design of the EEG LNA was tuned towards the sleep application by using a higher
noise floor than that standardised by IFCN [31]. Whereas IFCN specifies a noise floor of
less than 0.5µV (rms) in the EEG bandwidth, this design used a design target of 5µV (rms).
This works for the “ transmit the hypnogram only “ approach, the same amplifier cannot
be used for normal EEG recording. However, the same design can be adopted for the lower
noise floor by using more current in the design - which in turn will increase the power
consumption.
8.3.2 Limited channels
The entire design was focused on using the information from EEG instead of other ExG
channels. This was done with a view to reduce power consumption and also to make it
wearable on the head alone. However, EMG information is critical to distinguish between
REM and WAKE stages. Conventional montage uses electrodes on the chin and these
could potentially be turned into a wired sensor node such that it conveys EMG information
to the network node for transmission.
8.3.3 Limited sleep band information
Since the AHA architecture implementation was based mainly on theδ band information
because of its monotonicity, information from other bands like spindles in β band or
arousals have not been used for any sleep staging process. This may miss out information
for analysing the sleep microarchitecture.
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8.3.4 Clinical validation
Though the sleep data collection and expert scoring were accomplished in a hospital-based
sleep centre, validation of the system can only be done after constructing the entire system.
Validation needs to be carried out on both the normal population and the patients with
sleep disorders. However, this requires more time and resources to validate and hence was
not the focus of this thesis.
8.4 Conclusion
This chapter combined the building blocks of the proposed architecture earlier in the thesis
and showed that an order of magnitude increase in sleep recording time is easily achieved.
Apart from that, by using ultra low voltage amplifiers, the size of the battery that can be
used has also been reduced. Moreover, the data that is normally analysed off-line by a
sleep technician is now analysed near real-time to obtain the same hypnogram information.
This now enables the implementation of a wearable sleep diagnostic system.
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Chapter 9
Conclusions and Future Work
9.1 Conclusions
This research and thesis presented three main components of an ultra low power wearable
sleep study system. An automated sleep staging algorithm (ASSA), an analogue hybrid
analogue architecture (AHA) and analogue signal processing circuit (ASP) design provide
the three critical pieces that transmit only the hypnogram of a subject undergoing sleep
study. By eliminating the sampled data architecture and embedding intelligence on the
sensor, low power ambulatory monitoring has been enabled along with a reduction in the
data for sleep staging.
Chapter 2 covered the essentials of conventional Polysomnography, its advantages and
limitations. Portable systems were reviewed and a survey was conducted with the help
of the medical community to ascertain its needs. It was found that the current portable
systems fail to satisfy the needs of the medical community and that there is ample scope
to make it wearable. It was then surmised that novel architecture and methods need to be
evolved to make the systems wearable.
Chapter 3 reviewed the conventional methods to collect sleep data and its analysis. Methods
used in automatically analysing the sleep data were discussed and performance metrics for
the same were outlined. It was then proposed that user-specific, adaptive programming of
thresholds could pave the way for greater acceptance of these algorithms in the clinical
community.
Chapter 4 explored the components and subsystems of various sleep diagnostic systems
and computed their individual contributions to power consumption. It was found that
the wireless transceiver function, as implemented in current generation of technologies,
dominates the power consumed. This was necessitated by the fundamental physical laws
of transmission. Further, it was shown that the sampled data architecture used in these
systems directly translates to power consumed by the entire system. It was then concluded
that methods to reduce data rate should be explored to reduce the power consumed.
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Chapter 5 reviewed the limitations in conventional wearable systems from a material
sciences’ perspective. This is critical as the material of the electrodes and their interfaces
to the skin determine the fundamental noise floor of the system. After exploring the
fundamental limits and the signal composition, methods to reduce the data rate from
the electronics and signal processing perspective were discussed. After examining various
data compression and reduction methods, it was proposed that processing the sleep data
right on the sensors and hence reducing the data rate, would bring about the best case
reduction in power consumption. This would also help in reducing the sleep analysis time
- from few hours to few minutes.
Chapter 6 developed that automatic sleep staging algorithm (ASSA) and verified it using
real sleep data. The performance of the ASSA was also compared to similar algorithms in
literature and was found to be as good as the inter-scorer agreement in the 75 - 80% range.
This algorithm was then used to develop a low power architectures for implementation. Any
of the OTS components were found to have limitations and it was then proposed to develop
an analogue signal processing (ASP) based architecture (AHA). Power optimisation in the
ASP was made possible by reducing the sampled data system to an analogue only system.
It was also concluded that by trading off the noise floor for liberal amplifier specifications,
further power optimisation is possible. Specifications were then derived for the front-end
instrumentation amplifiers (LNA) which were the dominant power consumers after the
wireless transmitters.
Chapter 7 focused on designing the CMOS LNAs required for the implementation of the
AHA architecture. A 40 dB amplifier with chopper stabilisation and DC servo loop was
implemented for EEG channel processing along with a 50 dB continuous time amplifier for
other ExG channels using weak inversion design techniques. A 0.18 µm CMOS ultra low
leakage process was used to fabricate this design and the measured results showed close
correlation with the simulated results. The circuits can operate down to 1 V and this can
enable the use of a single coin cell or button cell battery operation .
Chapter 8 combined the above-designed amplifiers with the AHA architecture and estimated
the total power consumption. It was found that the average power consumed is less than
500 µW per channel. This meant an order of magnitude improvement over systems
implemented with COTS components and two orders of magnitude better than portable
sleep systems.
In conclusion, a significant reduction in power has been achieved and a system design that
is truly wearable has been made possible.
9.2 Future work
A single chip implementation with a low power FFT core or a comparable microcontroller
core to run the ASSA on the central node along with a 16-channel ExG front-end could
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make a complete wearable ExG system. The target power consumption of less than 500 µW
per channel is achievable for a single chip system. Coupling this with the respiratory and
cardio channels will enable a complete low power system that can be used for ambulatory
monitoring at home with ability to run from a small battery for many days. However,
work on wearable electrodes needs to be accomplished before a truly wearable system can
be built. Recent advances in textile embedded sensors are encouraging but they need to
be made reliable for acceptability by the medical community.
Recent advances in big data and data mining research could lead to a two-way sleep study
system. Any wearable system for a new subject could be trained by data from a large
sleep database specific to that subject’s ethnic and social profile. This could also lead to a
demographic-specific customisation of sleep disorder therapy.
Apart from generating additional indices like sleep latency, total sleep time and arousal
index from the hypnogram directly, the microarchitecture of sleep needs to be investigated
further. Features like spindles and K-complex can be used to generate low power circuit
implementations like wavelets and log-domain amplifiers to fine-tune the wearable system
for specific disease disorders.
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Appendix A
Sleep study measures and work flow
A.1 Sleep measures and modalities
In a typical individual, falling asleep is considered a normal physiological state that occurs
once during a 24-hour period. However, in pathological conditions, sleep can be either
all pervading (excessive sleepiness) or can be lacking (insomnia) or can have abnormal
manifestations (parasomnia).
Such pathological sleep can be monitored and recorded for the entire duration of a night’s
sleep or can be recorded selectively during day time depending upon the clinical indications.
This is then compared to the currently known normal sleep architecture.
A.1.1 Measures of sleepiness
Sleepiness, which can be thought of as a propensity to transition from a wake state to
a sleep state, is often modelled as an interaction between the total sleep drive and total
wake drive [259]. A measure of this is often possible by observing the ease with which
sleep onset occurs, sustenance of such sleep against disruptions and the duration of good
sleep within a 24-hour cycle.
Sleep deprivation increases sleepiness and is often compensated when a catch-up sleep
occurs. Thus, sleepiness can also be considered as a physiologic state that is as basic as
thirst or hunger; since any deprivation in these states are often reversed by appropriate
consumption. However, the detailed nature of this physiologic state and its neural substrates
are yet unclear. Quantifying sleepiness thus becomes a problem and has been a subject of
several studies.
Historically, sleepiness measurement was distinguished as subjective (self-perception) and
objective (evaluation of decreased alertness) . Subjective sleepiness is defined as an
individual’s own assessment of the behavioural symptoms of sleepiness like yawning, head
nodding and attention lapses. However, these are modulated by stimulants, environment
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and the motivational levels of the person experiencing it. In some cases, individual’s
self-assessment is coloured by gains that are brought about by regulatory or judicial needs.
More often than not, individuals either underestimate or overestimate the physiologic
sleepiness.
Objective sleepiness was based on the concept of assessing the effect of sleepiness on
alertness levels and other vigilance tasks. Subsequently, evaluation of sleepiness has been
carried out at three levels : introspective (or subjective) sleepiness, manifest sleepiness
and physiologic sleepiness [260].
Manifest sleepiness is conceptualized as the modification of outward behaviours by the
underlying sleepiness. It also includes the inability to perform cognitive tasks and the
inability to remain awake under typical circumstances. The tools to measure each of these
sleepiness levels are varied and the results may not correlate well with each other even for
the same individual [12].
A.1.1.1 Measuring introspective sleepiness
Introspective sleepiness is evaluated using questionnaire-based scales that can be as simple
as a single question or as complex as a multi-dimensional evaluation of a set of attributes
relating to sleep, motivation and fatigue. Examples of popular scales are Visual Analog
Scales (VAS), Stanford Sleepiness Scale, Epworth Sleepiness Scale (ESS) and Pittsburgh
Sleep Quality Index (PSQI ) [261]. These scales elicit responses from the subjects regarding
their physical and cognitive states when compared to a set of pre-defined states. Because of
the subjectiveness of these questions, the sensitivity of these scales to establish sleepiness
are quite varied.
Visual analog scales (VAS) consist of a question with a 0-100 horizontal line having “sleepy”
on one end of the line and “alert” at the other end. Persons completing the VAS are asked
to place a vertical mark that rates their response on this line. The Stanford Sleepiness Scale
(SSS) consists of seven items that asks the person to repeatedly assess their immediate
state of alertness or sleepiness. It has been accepted more in a research setting than in a
clinical setting. Recent research confirms that the SSS likely measures a subjective state
of sleepiness. The Epworth Sleepiness Scale (ESS) [262] consists of eight items asking the
patient to rate the likelihood of falling asleep during various situations. The ESS uses
a 4-point Likert-type scale, with zero being “would never doze” and three being “high
chance of dozing.” It is the most widely used self-reported measure of sleepiness as it can
be easily used in a clinical setting. It was originally validated against the MSLT using
180 participants; 30 participants were hospital employees used as a control group, and
150 were patients with a variety of sleep disorders. The ESS allows for differentiation
between alert patients and those with excessive sleepiness. A person scoring higher than
10 is considered pathologically sleepy. Pittsburgh Sleep Quality Index (PSQI ) provides
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sub-scale measures of sleep latency, sleep duration, and habitual sleep efficiency apart from
a subjective measure of sleep quality.
Though these subjective assessments take very little time to administer and are simple
and low cost, their sensitivity and specificity in identifying pathological sleepiness is very
low. There is also the possibility that these may not correlate well with the objective
measures as they may be looking at different constructs - one may be looking at sleep
propensity whilst the other may be evaluating the physiological state. Apart from this,
the possibility of fake responses is high as the subject may be motivated by other factors
such as monetary or judicial gains.
A.1.1.2 Measuring physiologic sleepiness
Quantification of physiologic sleepiness require diagnostic instrumentation as opposed to
subjective sleepiness. The objective is to measure the physiologic changes brought about
by sleepiness in a subject.
Multiple Sleep Latency Test Multiple Sleep Latency Test (MSLT) [263] is a standard
test to evaluate physiologic sleepiness and is a subset of the typical polysomongraphy test
suite. MSLT is a series of napping opportunities provided at two hour intervals after the
initial awakening in the morning. Individuals are instructed to allow themselves to fall
asleep without resisting it. Electro physiological parameters like EEG, EOG, EMG, ECG
and even respiratory flows and respiratory sounds are recorded to analyse the onset of sleep
and the rest of the sleep stages. Sleep latency is defined as the time it takes to fall asleep
and ranges from 10 to 20 minutes for normal adults. Pathological conditions can have a
mean sleep latency of less than 5 or 6 minutes. Because of the objective quantification,
MSLT is advantageous and is often combined with a PSG during the previous night to
get an overall view of a subject’s sleep quality and quantity. From a clinical perspective,
MSLT has been very useful in detecting narcolepsy and in documenting treatment response.
The latter is possible because it measures the increase in sleep latencies when treatment
succeeds in decreasing residual sleepiness. The American Academy of Sleep Medicine
(AASM) has published clinical practice parameters for MSLT based on a comprehensive
evidence-based review process. Despite its wide acceptance, MSLT has following limitations
:
1. Normal and abnormal sleep latencies have not been tested outside the usual testing
hours. This would mean that subjects who are shift workers or who have circadian
rhythms disorders are not evaluated in their normal wake hours.
2. Subjects with sleep deprivation would tend to have shorter sleep latencies and could
be misdiagnosed unless their sleep history is well-known
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3. It is not recommended for routine evaluation of commonly occurring sleep disorders
like obstructive sleep apnoea (OSA) and insomnia.
4. It has not been validated for children less than 8 years of age
Pupillography The size of the pupil in an individual’s eyes changes depending on the
exposure to light and the arousal level. In a dark room, the pupils dilate but they constrict
and become unstable when the subject is about to fall asleep. This reflects the changes
in the autonomic nervous system and hence is considered a measure of onset of sleep.
Measurement of pupil size variation has been used to detect narcolepsy. However, this
technique is still being researched and is yet to be accepted in clinical practice due to lack
of normative data. The fact that it is complex to calibrate and operate in a clinical setting
also works against its adoption.
A.1.1.3 Measuring manifest sleepiness
Quantification of manifest sleepiness requires instrumentation similar to that of physiologic
sleepiness. The objective here is to measure the changes at the behavioural level brought
about by sleepiness.
Maintenance of Wakefulness Test Maintenance of Wakefulness Test (MWT) is
similar to MSLT in terms of the instrumentation involved but is different in purpose. The
subject undergoing an MWT is asked to remain awake in a sleepy setting for about 20
or 40 minutes at two hour intervals. This is useful to assess people for their ability to
remain awake despite the non-stimulating environment they are put in. This can quantify
sleepiness in people with excessive daytime sleepiness and to screen individuals who may
be part of safety critical occupations like driving, security and industrial production lines.
AASM has published the clinical practice parameters for MWT and is currently gaining
some acceptance. Based on normative data, mean sleep latency of less than 8 minutes on a
40-minute MWT is considered abnormal and about 30.4 minutes is considered normal [264].
The limitations of MWT are :
1. Wakefulness is tested in a non-stimulating laboratory setting and has very little
correlation to real-life situations
2. Abnormal results on MWT need not translate to poor performance in a real-world
setting as a subject may have other motivational factors to help him to stay awake
3. Additional evaluation may be required to correlate well with the MWT in occupational
screening - for example, driving simulators may be required for drivers to evaluate
their sleep latencies in MWT.
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Performance and Vigilance Test As opposed to the passive nature of tests like MWT,
manifest sleepiness can be quantified using a variety of performance tasks to measure
cognitive and psycho-motor impairments caused by sleepiness. Cognitive impairments
affect attentional, logical reasoning and memory tasks whereas psycho-motor impairments
lead to increase in response times to various stimuli using audio and visual cues.
Cognitive tests are widely used in many fields of research and in clinical psychology. One
of the popular tests is the Wilkinson Addition Test (WAT) wherein a subject is asked
to add highest number of groups of five two figure numbers and are then evaluated for
speed, accuracy and total number of additions done in 30 minutes. Other tests relating
to logical reasoning and memory are also used. Attention based tasks are administered
on the premise that sleep deprivation or sleepiness problems cause lowering of attention.
Some of these tests that originated in the works of Mackworth [265] and in Walter Reed
experiments [266] have shown how sleep deprivation has led to a decrease in performance.
Psychomotor Vigilance Task (PVT) is a psychomotor test popularised by the works of
Dinges [267]. It measures the reaction time to visual cues and also counts the number of
lapses in performing a simple task such as pressing of a button when a LED light or a
random pattern appears randomly. Though this is a good indicator of sleep deprivation
and can be compared to ample normative data, it can still lead to erroneous conclusions as
the subject’s motivation can overcome the negative effects of sleep deprivation. Another
popular test is the Oxford Sleep Resistance test (OSLER). This is similar to the stimulus-
response paradigm of PVT but consists of four 40-minute long trials instead of the short
duration tests of PVT.
A.1.1.4 Other tools
Actigraphy Wrist actigraphy is used to measure movement. The fact that there is none
or minimal movement during sleep is utilised to track a person’s wake and sleep cycle.
Since it is to be worn on the non-dominant wrist and is cost and power efficient, it can
be used as an additional data logging mechanism for people who cannot be in the sleep
lab facility for overnight monitoring or for long term monitoring. Though it cannot be
relied upon completely to diagnose any sleep related problems like breathing disorder, it is
useful to supplement sleep diaries and to reduce the cost of using the more expensive PSG
test for some of the disorders like insomnia, circadian rhythm disorders and periodic limb
movement disorders.
Pulse oximetry Pulse oximetry is performed by placing the finger tip between a
light source and a photodetector. Two wavelengths of light, red and infrared, directed
through the finger tip onto the photodetector are absorbed differently by oxyhemoglobin
and deoxyhemoglobin. The oxygen saturation percentage is derived from the ratio of
absorbencies. Though this is a simple modality, any substance that interferes with the
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light transmission or reception can result in wrong values of saturation. More over, if
the person has peripheral vascular disease, the readings may be unreliable. Hence, pulse
oximetry is usually used alongside other physiological monitors even though persons with
severe OSA have often been diagnosed reliably with it.
A.1.2 Conventional work flow
The work flow for a typical sleep study is highly varied despite the protocols established
by various sleep disorder standards associations like the AASM, WASM, National sleep
disorder organisations in many countries. This is brought about by the variation in
geography, demographics, disparate clinical methodologies and in some cases, the lack of
sufficient knowledge in this emerging field of medicine. However, a typical work flow that
is followed in most clinical settings is as follows :
An individual with a suspected sleep disorder is initially evaluated clinically, assessed
for introspective sleepiness and then subjected to objective tests using sleep diagnostic
instrumentation. While insomnia and parasomnias can be diagnosed clinically with
actigraphy and polysomnography to substantiate the clinical findings, patients presenting
with excessive sleepiness need a more thorough diagnostic work-up to determine the disorder
causing sleepiness as well as to objectively document the occurrence of excessive daytime
sleepiness. There is a wide acceptability for these tests amongst the medical community
as they are objective in nature and can lead to appropriate diagnosis and therapy. These
objective tests generate data that are analysed either manually or automatically by trained
sleep technologists and sleep physicians to arrive at a diagnosis. Subsequently, appropriate
therapy is administered to the patients. Fig.A.1 illustrates the typical work flow for a
sleep study on an individual.
A.2 Limitations of sleep study work flow
Initial screening is based on clinical history and through evaluation of sleepiness scales. As
described in previous section, sleepiness scales are questionnaire-based and are inherently
subjective in nature. Hence, these scales are highly vulnerable to motivational and
environmental factors. More often than not, the subjects overestimate or underestimate
their disorder(s). However, one of the popular scales like ESS has been correlated with
MSLT and show good discrimination between healthy individuals and sleep disordered
subjects. Typically, the health worker or physician arrives at a provisional diagnosis based
on the subject’s clinical history and the evaluation of any of the sleepiness scales. This
may sometimes lead to a wrong diagnosis and hence could prove expensive both in terms
of time and money.
Much of the next steps is specific to the sleep disorder that is thought to be present.
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Initial screening by the Doctor / Health worker
( using sleepiness scale scores )
Diagnostic tests
(PSG, MSLT/ MWT, HST, Actigraphy, Overnight Oximetry)
Analysis of tests and final diagnosis
Provisional diagnosis
Institution of therapy
Patient with Sleep disorder
Figure A.1 – Sleep study work flow
Table A.1 – Comparison of sleepiness tests [3]
Sleepiness Test Normative
Data
Available
Possible to
fake
sleepiness
Possible to
fake
alertness
Physiologic
MSLT Yes No Yes
Pupillography No No Not known
EEG No No Not known
Manifest
MWT Y Y N
PVT No Y No
A patient with OSA symptoms is usually hooked onto portable diagnostic systems that
record physiological parameters like respiratory flow and oxygen saturation whereas a
subject who might have narcolepsy is advised to undergo an MSLT test. Some of the
parasomnias like PLMS might benefit through actigraphy whereas a full night PSG may
be required for people with CSA.
In essence, the diagnosis of sleep disorders is still rudimentary and evolving with no gold
standard currently in sight that is better than polysomnography.
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Appendix B
Survey on Wearable Sleep Study
Systems
Chapter 2, section 2.4 covered the need for a wearable sleep system from the perspective of
the medical community. A survey was conducted amongst practitioners of sleep medicine
and technologists associated with it.
All the survey participants use portable sleep systems in their clinical practices and most
of them feel that wearable technology will be helpful to the patients. However, more than
half of them believe that portable systems are not better than lab-based studies.
Many of them feel that there could be sensor malfunctions in a home environment that
could increase the failure rates and lead to repeat studies in a sleep centre. False negatives
and false positives are also possible as some of the measurement parameters change in a
home setting.
Patient comfort, ease of hook-up and user interface simplicity are viewed as the important
patient comfort factors for PSG systems. This indicates that the present systems are yet
to achieve true wearability.
Most of the neurologists seem to prefer recording of all the ExG channels along with
respiratory channels whereas the pulmonologists obviously favour respiratory channels.
This possibly implies that at least Type 2 systems are required to diagnose the sleep
disorders comprehensively.
From a post-processing and sleep staging perspective, most of the sleep scoring is still done
manually. This is probably an indication of lack of faith in the auto-scoring capabilities of
the software that accompanies most these diagnostic systems. Various studies have shown
that the accuracy of the analysis software is no better than the inter-scorer variability.
Table B.1 provides a break-up of the geography of the participants and their affiliations.
Since the survey assured confidentiality, the details of the personal details of the survey
participants have not been provided here.
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Appendix C
Weak inversion design
C.1 Introduction
Ultra low power designs require the MOS transistors to operate with very low currents in
the order of pico-amperes to nano-amperes. This pushes the transistor to operate in the
weak inversion region [268]. Design techniques for weak inversion have evolved rapidly with
the advent of low power and low voltage portable systems. Weak inversion, micropower
techniques are the mainstay for biopotential analogue front ends and for implantable
medical devices. This appendix discusses the key design equations and parameters of weak
inversion design. Design parameters are extracted from the available CMOS process model
for designing the circuits in this thesis.
C.2 Weak inversion models
Early works on modelling weak inversion started in early 1970’s, after its discovery [269].
It was discovered that when the gate-source voltage of the MOS transistor is reduced below
the threshold voltage , the channel current decreases exponentially instead of the quadratic
manner that is common in the strong inversion region. Elegant, closed-form mathematical
models of this phenomenon were developed by Vittoz and Fellrath [270] based on several
previous works that dealt with different aspects of the modelling. More than two decades
later, the first analytical model valid in all regions of operation of the MOS transistor was
released by Enz et al. [254] and became popularly known as the EKV model. However,
extensions to the EKV model was built to avoid the interpolation functions between weak
and strong inversion regions that did not have any physical interpretations. One such
model is the ACM model [271]that modelled the weak inversion with a reduced set of
equations that spanned all regions of operation. This avoided potential discontinuities in
the moderate inversion region.
From a circuit simulation perspective, SPICE [272] is the software tool of choice and this
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led to the evolution of BSIM models [273] that soon became the industry-wide standard.
BSIM3v3 version models have been used extensively for analogue and digital designs.
Recent versions like BSIM4 cater to the deep sub-micron designs of 130 nm and below.
The new models deal with several new phenomena found in the transistors due to relentless
scaling of its dimensions almost to the atomic level.
The EKV model has been by far well-accepted in weak inversion design due to its simplicity
and its long history. The subsequent sections illustrate this model and its uses. The
mechanism to extract parameters such that it is compatible with the BSIM3 models
for simulation is also shown. The design of the OTA for the amplifiers in this are then
explained.
C.3 EKV model equations
C.3.1 Large signal equation
The EKV model for hand calculations can be written in terms of the terminal voltages
of the MOS transistor and their nodal currents. Fig. C.1 shows the definitions for the
MOS terminal voltages. VG, VD and VS are the gate, drain and source voltages of the
MOS transistor referred to the substrate voltage VB. ID is the drain current that can be
decomposed into two currents, a forward current IF and reverse current IR, which are
related to the channel pinch-off voltage1, VP .
ID = IF − IR (C.1)
where
IF = IS.exp
(
VP − VS
UT
)
(VS > VP ) (C.2)
IR = IS.exp
VP − VD
UT
(VD > VP ) (C.3)
where UT is the thermal voltage (= kT/q) and IS is the specific current defined as
IS = 2nµC
′
oxU
2
T
W
L
(C.4)
where n is the slope factor, µ is the mobility, C ′ox is gate capacitance per unit area, W and
L the transistor dimensions. The slope factor n is sometimes written in terms of κ with κ
= (1/n) and is defined as the derivative of VG with respect to VP . VP is approximated by :
VP ∼= VG − VT0
n
(C.5)
1defined as the channel potential at which inversion charge becomes zero for a given gate potential
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VD
VS
VG VB
VS
VD
VG VB
ID
ID
Figure C.1 – Definition of MOS terminals
where VT0 is the threshold voltage
2.
For the transistor to be operating in weak inversion, the terminal voltages should be
greater than pinch-off voltage as in equation C.2. Equation C.1 can now be written as
ID = IS.exp
(
VP − VS
UT
− VP − VD
UT
)
(VS, VD > VP ) (C.6)
When the transistor is operating in weak inversion and in saturation mode, the drain
current no longer depends on the drain voltage. Equation C.6 can be simplified further as
ID = IS.exp
(
VP − VS
UT
)
(VS, VD > VP , VDS  UT ) (C.7)
C.3.2 Small signal equations
C.3.2.1 Transconductances
The small-signal model can be written as
4ID = gmd4VD + gmg4VG − gms4VS (C.8)
where gmd, gmg and gms are the drain, gate and source transconductances respectively.
Using equation C.6 and referring them to the source terminal, the transconductances are :
gds = gmd = IR/UT (C.9)
gm = gmg = ID/nUT (C.10)
gmb = gms − gmd − gmg = IF − IR
UT
− ID
nUT
(C.11)
2defined as the gate voltage at which the inversion charge becomes zero when channel voltage is zero.
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Figure C.2 – EKV noise model
C.3.2.2 Intrinsic Capacitances
Assuming quasi-static models, the intrinsic3 capacitances are derived as
CGS = C
′
oxWL.
IF
IS
(C.12)
CGD = C
′
oxWL.
IR
IS
(C.13)
CGB =
n− 1
n
.C ′oxWL (C.14)
CBS = (n− 1).CGS (C.15)
CBD = (n− 1).CGD (C.16)
where CXY refers to capacitance between terminals X and Y . In weak inversion, most of
these capacitances are small and the dominating one is the gate-bulk capacitance ofCGB.
C.3.3 Noise equation
Total noise of an active element like the MOS transistor is often referred to the input and
is derived from various components that are both dependent and independent of frequency.
In a MOS transistor, the channel can be regarded as a resistive channel and the thermal
noise generated by it can be written as a current noise spectral density (NSD) whereas
the flicker noise component can be modelled as an input voltage source as it occurs at the
silicon-gate oxide interface.
The total input-referred noise spectral density is written as :
S4VG = 4kT.RN(f) whereRN(f) =
ρ
WL.f
+
γ
gmg
(C.17)
3region between source and drain containing the inversion, gate and depletion regions
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where ρ is a process dependent constant and γ = n/2 in weak inversion. This equation
shows that the input-referred noise gets limited to flicker noise when the transconductance
increases and is limited to thermal noise if gate area increases.
C.3.4 Mismatch model
Mismatch between two transistors, that are supposed to be identical, is caused by the
process variations. Pelgrom model [255] is a well-accepted model for mismatches in MOS
transistors. For a given parameter P measured on two transistors, the standard deviation
is
σ(P1 − P2) = Ap√
WL
(C.18)
where Ap is a constant, typically provided by the manufacturer.
For MOS transistors, the threshold voltage (VT ) mismatch and mobility (β) mismatch cause
a direct effect on the drain current. Assuming that the threshold voltage mismatch δVT =
VT01 − VT02 has a standard deviation of σVT and mobility mismatch δβ/β = (β1 − β2)/β
has σβ, the drain current mismatch δID/ID of transistors having same gate-source voltage
is given by:
σID =
√
σ2β +
(
gmg
ID
.σVT
)2
(C.19)
For two transistors biased at same currents and having same source voltages, the gate
voltage mismatch δVG = VG1 − VG2 would have a standard deviation given by:
σVG =
√
σ2VT +
(
ID
gmg
.σβ
)2
(C.20)
The equations assume that the random variables are uncorrelated.
Biasing in weak inversion leads to a high gmg/ID and hence from equations C.19 and C.20,
it can be seen that current mismatch in weak inversion is
σID
∼= gmg
ID
.σVT
∼= σVT
nUT
(C.21)
and
σVG
∼= σVT (C.22)
Weak inversion is thus not well-suited for structures like current mirrors that require
current matching. Voltage mismatch in structures like differential pair result in offsets
that are of same order as the standard deviation.
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Figure C.3 – Simulation configuration for specific current and VP extraction
C.4 Extraction of EKV parameters from BSIM3v3
Circuit analysis software tools like SPICE, SpectreRF use BSIM3v3 models that have
a large number of parameters. For hand analysis, the usage of this model becomes
cumbersome. In order to use compact equations like EKV and ACM, a small subset of the
BSIM3v3 parameters can be mapped to EKV parameters for hand analysis. This section
summarises the known methods for extraction. BSIM3v3 model parameters from 0.18µm
CMOS process of Global Foundries was used for this extraction.
From section C.3.1 on large signal equations, using equation C.5 in equation C.6 yields,
ID = IS.e
VG−VT0
nUT
(
e
−Vs
UT − e
−VD
UT
)
for VD, VS > VP (C.23)
The drain current is now a function of the terminal voltages and parameters IS , VT0 and
n. The three parameters can be extracted using simulations [274,275].
C.4.1 Specific current IS
Specific current corresponds to the intersection of strong and weak inversion asymptotes.
Using Fig.C.3, the source voltage VS is swept after setting VG and VD to the maximum
supply voltage. A plot of gmsUT/ID versus IS is obtained and the asymptotes of strong
and weak inversion regions are plotted. The intersection point is then obtained as the
specific current. Fig. C.4 shows the plots for thick gate oxide (3.3 V) NMOS and PMOS
transistors.
C.4.2 Parameters VT0, φ, γ, n
The threshold voltage and other parameters like surface potential φ, body effect factor
γ and slope factor n are extracted using the circuit in Fig.C.3. The MOSFET is diode
229
F
ig
u
re
C
.4
–
S
p
ec
ifi
c
cu
rr
en
ts
of
th
e
N
M
O
S
an
d
P
M
O
S
tr
an
si
st
or
s
230
connected, the source biased at half the specific current and gate voltage is swept. The
source voltage is plotted against the swept gate voltage.
0 0.5 1 1.5 2 2.5 3 3.5
−2.5
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
2.5
Vp − PMOS
Vp − NMOS
Figure C.5 – VP versus VG curves for NMOS and PMOS
The threshold voltage is given as the gate voltage at which the source voltage is zero. Using
MATLAB’s curve fitting function lsqcurvefit on the curves in Fig. C.5 and equation
C.24 for pinch-off voltage , other parameters γ and φ are extracted. These then lead to
the slope factor as per equation C.25.
VP = VG − VT0 + γ
(√
φ+
γ
2
−
√
VG − VTH + φ+ γ
√
φ+
(γ
2
)2)
(C.24)
1
n
= 1− γ
2
√
VG − VT0 +
(
γ
2
+
√
φ
)2 (C.25)
C.4.3 Flicker noise parameters
The noise spectral density for a square MOSFET can be written as
SID =
IAFD
CoxL2efff
EF
4f (C.26)
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Table C.1 – Summary of extracted EKV parameters
Parameter 3.3V NMOS 3.3V PMOS Units
IS 300 60 nA
VT0 0.54 -0.49 V
γ 0.66 0.83 V 1/2
φ 1.18 1.39 V
n 1.4 1.2 -
KF 3 x 10−31 2.2 x 10−31 C2/cm2
AF 0.8 1.0 -
where AF and EF are the process dependent parameters and Leff is effective length of
MOSFET.
By sweeping the gate bias for a transistor in different levels of inversion, multiple plots of
flicker noise plots are obtained. Equation C.26 can then be written as
log(SID) = AF.log(ID) + log(
KF
CoxL2eff
) (C.27)
The plots of the above equation can then be drawn as straight line plots to obtain the
parameters KF and AF . These parameters can then be used for hand analysis and design
for flicker noise limited circuits.
C.4.4 Summary
The parameters obtained for the 0.18µm CMOS process is tabulated in Table C.1. Small
signal parameters are then obtained by simulating using the usual methods. These are
then compared and verified with typical BSIM simulations.
These EKV parameters now enable the use of EKV equations for hand analysis and design
in any inversion region. It is to be noted that the parameters derived here are extracted
for limited combinations of W , L and bias voltages and at a typical temperature. Several
combinations need to be simulated over different process corners, voltage and temperature
ranges. Some software like BSIM2EKV have been developed to automatically convert BSIM
parameters to EKV parameters.
C.5 Conclusions
Weak inversion design techniques have evolved over a considerable period of time. Compact
models based on charge and surface potential have been developed. EKV and ACM models
232
are amenable for hand analysis in all inversion regions compared to the simulator-friendly
BSIM model.
Method to extract the EKV parameters have been presented and typical values for the
selected process have been provided. This has been used for all the circuit designs in this
thesis.
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Appendix D
PCB design for T&M
A 2-layer PCB has been designed to test the CS-LNA and CT-LNA circuits that were
fabricated in the 0.18 µm ULL CMOS process. The test setup required for the test and
measurement (T&M) is shown in Fig.D.1. The test chip named BM1 AFE is tested using
inputs sourced from a high precision current source (Keithley 2600 Series) that drives
a high precision 100 Ω resistor to generate voltages in the microvolts range. The clock
phases required to operate the chopper switches are derived on the board through a ’Phase
generator’ block Fig.D.1(b). The output of the chip is buffered by a low noise amplifier
LMP7731. This is required to drive the measuring instruments for both the transient
measurements and the noise measurements. All the cables are well-shielded to provide
immunity from power line interference.
Fig.D.1 shows the block level design for the PCB. Fig.D.2 shows the schematic diagram of
the PCB as implemented with a library of components. Fig.D.3 shows the PCB layout
design along with the manufactured board. The test setup used for measurement and
charaterisation of the test chip is also shown.
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(a)
(b)
Figure D.1 – Block diagram of the 2-layer PCB (a) Test chip BM1 AFE containing the
CS-LNA and CT-LNA is connected to input, clock and power sources as shown (b) Phase
generator is implemented on the board to derive clock phases from the chopper clock that
operate the chopper switches
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(a) (b)
(c)
Figure D.3 – Design and test of the 2-layer PCB (a) Layout of the 2-layer PCB (b)
Manufactured PCB with the BM1 AFE test chip and TRIAX connectors (c) Test setup with
the clock and input sources along with the the analyser
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